## 2.12 M104 MULTIPLEXER MODULE

The M104 Multiplexer Module is an M-series single-height module that contains a single multiplexer subsystem (see Figures 2-21, 2-23, and 2-24).

Inputs:	Input Pin	Load (Units)
	Н2	2.5
	S2	1
	H1	6
	E2	3
	N1	1
	F2	1-1/4
	K2	$68\Omega$ Termination
	S2	1

Outputs:

The output gates can drive as follows:

Output Pin	#Loads It Can Drive	
U2	5	
J2	8	
P1	9	
<b>S</b> 1	10	
E1	10	
F1	10	
M2	PDP-15 I/O Bus Compatible (30 units)	
J1	7	

Power:

1 W

Application:

The M104 module has been designed specifically for positive logic controllers of PDP-9 or PDP-15 peripherals. It is used in all controllers that make use of the API or data channel facilities in the I/O processor. It accepts a request from the controller logic at its FLAG (1) H input and synchronizes this request to the I/O SYNC H pulses issued from the I/O processor. These pulses are fed into SYNC of the M104 and immediately set the REQ flip-flop. The REQ flip-flop can be monitored through pins J2 and U2. The I/O processor responds to a request with a GRANT, and ENA is set. This flip-flop is generally used to gate any address information onto the bus; e.g., the API trap address or the word count address of the multicycle data break. The next SYNC pulse sets ENB. This flip-flop is generally used to control data-gating and transfer direction; e.g., device selector enable and RD RQ.





Figure 2-21 M104 Multiplexer, Block Schematic

The REQ flag can be reset through pin F2 (CLR RQ) by the controller logic. Pin N1 should be tied to POWER CLEAR or its equivalent.

The enabling level ENABLE IN holds REQ off if it arrives as a negative level. When REQ is set (if ENABLE IN is positive), ENABLE OUT goes negative and the next peripheral on the bus receives it as a negative ENABLE IN. In this way the M104 establishes priorities among devices on the same API level or among devices that use the data channel. A timing diagram for the M104 is given in Figure 2-22.



\*J1 IS ASSUMED TO BE WIRED TO F2

15 -0087

Figure 2-22 M104, Multiplexer Timing Diagram