










THIS SCHEMATIC IS FURNISHED ONLY FOR TEST AND MAINTENANCE PURPOSES. THE CIRCUITS ARE PROPRIETARY IN NATURE AND SHOULD BE TREATED ACCORDINGLY. COPYRIGHT 1969 BY DIGITAL EQUIPMENT CORPORATION



UNLESS OTHERWISE INDICATED:  
 IC'S ARE DEC74H10  
 PIN 7 ON EACH IC = GND  
 PIN 14 ON EACH IC = +5V  
 CAPACITORS ARE .01 MFD 50V

REVISIONS	CHK	CHG NO	REV

DRN	<i>[Signature]</i>	DATE	5-3-68
CHK'D	<i>[Signature]</i>	DATE	3-3-68
ENG	<i>[Signature]</i>	DATE	9-7-69
PROD		DATE	

TRANSISTOR & DIODE CONVERSION CHART			
DEC	EIA	DEC	EIA

**digital**  
 EQUIPMENT CORPORATION  
 MAYNARD, MASSACHUSETTS

TITLE				3 INPUT NAND GATE			
				M135			
SIZE	CODE	NUMBER	REV				
B	CS	M135-0-1					
PRINTED CIRCUIT REV			A				