

PROPERTY OF DIGITAL EQUIP.

digital

KL8-J

Engineering Drawings

Digital Equipment Corporation

The material herein is for information purposes only and is subject to change without notice. Digital Equipment Corporation assumes no responsibility for any errors which may appear herein.

These drawings and specifications herein are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.


Copyright © 1975, Digital Equipment Corporation



This drawing and specifications, based on the general policy of Digital Equipment Corporation and shall not be reproduced or copied in whole or in part on the basis of any communication or sale of these drawings without permission.

NOTES: 1. 19-119 G9 (8640) MAY BE USED IN PLACE OF 19-1119 (11380). 2. FOR VARYING VARIATIONS SEE SHEETS 5 OF 5 FOR CRYSTALS. (REFERENCE PARTS OPTION ALSO)

DEVICE CODE & SPEED SELECTION



(ARROWS INDICATE DEPRESSIONED SWITCH, ON=1, OFF=0. FOR THE EXAMPLE SHOWN, RECEIVE DEVICE CODE = 00, TRANSMIT DEVICE CODE = 04, AND SPEEDS = 110 BAND)

Table with columns for BAND RATE (110, 150, 300, 1200, 2400, 4800, 9600, 19200) and rows for ON/OFF selection.

JUMPER DEFINITIONS: SW/NO STOP BITS, OUT=2 STOP BITS, IN=ONE; NP - NO PARITY, OUT=NO PARITY, IN=PARITY; EVEN - EVEN PARITY, OUT=EVEN, IN=ODD; NO1 & NO2 - NUMBER OF DATA BITS/CHAR.


Table for DATA BITS/CHAR with columns for NO1, NO2, OUT, IN and rows for J,N, O, P, M, N.

SW/NO STATUS WORD ENABLE, OUT=DISABLE, IN=ENABLE; FIL - FILLER CHARACTER ENABLE, OUT=DISABLE, IN=ENABLE; TYP/MI - TELETYPE FILTER, OUT=DISABLE, IN=ENABLE.

Table listing IC types and their pin locations (GND, +5V) for models like IC 1808, IC 1809, IC 5300, etc.

IC PIN LOCATIONS: GND AND 5V ARE USUALLY PIN 7 AND 14 RESPECTIVELY. EXCEPTIONS ARE STATED ABOVE.

Table with columns for REF, I.C. OR BOARD, and PART NO. listing various components like capacitors and resistors.




Large table listing components with columns for REF, DESCRIPTION, PART NO., and ITEM NO. Includes items like X-Y COORDINATE HOLE LOCATION, ASST/DRILLING HOLE LAYOUT, MODULE ECO HISTORY, ETCHED CIRCUIT BOARD, CAP 330 PF 100V 95, etc.

SEE NOTE 2

SEE NOTE #1

AC1, AC2, AF1, AF2, AN1, AN2, AT1, AT2, BC1, BC2, BF1, BF2, BN1, BN2, BT1, BT2, CC1, CC2, CF1, CF2, CN1, CN2, CT1, CT2, DC1, DC2, DF1, DF2, DN1, DN2, DT1, DT2



FIRST USED ON OPTION MODEL KL8-JA


Table for SEMICONDUCTOR CONVERSION CHART with columns for DEC. NO., EIA NO., and REV.

Table for PARTS LIST with columns for ETCH BOARD REV, B, and various component values like R05, R55, IN 4742, DL64, IN36 0L.

Table for DIGITAL EQUIPMENT CORPORATION with columns for TITLE (TERMINAL CONTROL), NUMBER (DCSM8655-0-1), and REV. (C).

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1973 DIGITAL EQUIPMENT CORPORATION

EG & EB ARE IC SOCKETS PROVIDING TEST POINTS.



CHK	CHANGE NO	REV

TITLE		TERMINAL CONTROL		SIZE CODE	NUMBER	REV.
SCALE		SHEET 2 OF 5		DIST.	DCS M8655-0-1	C

THIS DRAWING AND SPECIFICATIONS HEREON ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1970 DIGITAL EQUIPMENT CORPORATION

NOTE:
1. SIGNAL NAMES SUCH AS P1.08-45 ARE INTERPRETED AS FOLLOWS:
P1.08-45
P1.08-45

TEST SYNC
E2B-9

FF TO SYNC TIMING BETWEEN TWO MODULES ON 0/1 FOR TESTER

EL & E2B ARE I.C. SOCKETS PROVIDING TEST POINTS.

BAND RATE SELECTION

B1	B2	B3	B4	B5	RECEIVE MODE OF TRANSMIT CLOCK	BAND RATE
OFF	OFF	ON	IN	OUT	200-45	150
OFF	OFF	ON	IN	OUT	200-45	150
OFF	ON	ON	IN	OUT	100-45	300
OFF	ON	ON	IN	OUT	50-45	600
ON	OFF	ON	IN	OUT	25-45	1200
ON	OFF	ON	IN	OUT	13-45	2400
ON	ON	ON	IN	OUT	6.5-45	4800
ON	ON	ON	IN	OUT	3.25-45	9600
ON	ON	ON	OUT	IN	R	19.2000

19.2000 SETTINGS IS FOR A SPECIAL APPLICATION AND REQUIRES THE SUBSTITUTION OF THE NORMAL LAST CHIP WITH FOURTH PART.



At 150 - OFF - RECEIVE CLOCK = TRANSMIT CLOCK
ON - RECEIVE CLOCK IS 200-45 PULSE WIDTH - RECEIVE BAND RATE IS 150.
TRANSMIT BAND RATE IS AS SHOWN ABOVE.

* ASYMMETRICAL PULSE WIDTH.
LOWEST 2.1745

CLK OUT ENABLE N
E2B-5

TEST CLK OUT
E2B-8

TEST CLK IN
E2B-4



REVISIONS		
CHK	CHANGE NO.	REV.

(TIMING & FILLER CHARACTER GENERATION)

TITLE: **TERMINAL CONTROL**

SCALE: SHEET 3 OF 5

SIZE CODE: DCS M8655-0-1

NUMBER: C

REV. C

THIS DRAWING AND SPECIFICATIONS, HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © DIGITAL EQUIPMENT CORPORATION


M8655 VARIATION TRANSLATION TABLE

	M8655 OSCL 5.0688MHz DEC #18-11660-02 CLK PULSE WD/BAUD RATE	M8655-YA OSCL 4.43MHz DEC #18-11660-11 CLK PULSE WD/BAUD RATE	M8655-YB OSCL 3.0737MHz DEC #18-11660-09 CLK PULSE WD/BAUD RATE	M8655-YC OSCL 2.619MHz DEC #18-11660-08 CLK PULSE WD/BAUD RATE
BI B2 B3				
OFF OFF OFF	284 USEC/110	326 USEC/NA	488 USEC/88.7	187 USEC/NA
OFF OFF ON	208 USEC/150	236 USEC/NA	343 USEC/NA	487 USEC/NA
OFF ON OFF	104 USEC/300	119 USEC/NA	171 USEC/NA	201 USEC/NA
OFF ON ON	52 USEC/600	59.5 USEC/NA	86 USEC/NA	100 USEC/NA
ON OFF OFF	26 USEC/1200	29.8 USEC/1050	43 USEC/NA	50.5 USEC/NA
ON OFF ON	13 USEC/2400	14.9 USEC/NA	21.4 USEC/NA	25.4 USEC/NA
ON ON OFF	6.5 USEC/4800	7.45 USEC/NA	10.7 USEC/NA	12.6 USEC/NA
ON ON ON	3.26 USEC/9600	3.62 USEC/NA	5.37 USEC/NA	6.35 USEC/NA
ON ON ON	1.63 USEC/19.2 KBD*	1.87 USEC/NA*	2.69 USEC/NA*	3.17 USEC/NA*
	M8655-YD OSCL 3.419MHz DEC #18-11660-10 CLK PULSE WD/BAUD RATE			
OFF OFF OFF	421 USEC/74.2			
OFF OFF ON	408 USEC/NA			
OFF ON OFF	154 USEC/NA			
OFF ON ON	77 USEC/NA			
ON OFF OFF	38 USEC/NA			
ON OFF ON	19 USEC/NA			
ON ON OFF	9.8 USEC/NA			
ON ON ON	4.8 USEC/NA			

PULSE NAME TRANSLATION TABLE

SIGNAL NAME (ORIGINATING PIN)	PULSE WIDTH FOR M8655	PULSE WIDTH FOR M8655 YA	PULSE WIDTH FOR M8655 YB	PULSE WIDTH FOR M8655 YC
P99 NSEC (E03-03)	99 NSEC	143 NSEC	163 NSEC	192 NSEC
P296 NSEC (E08-09)	296 NSEC	339 NSEC	489 NSEC	573 NSEC
P592 NSEC (E08-08)	592 NSEC	677 NSEC	976 NSEC	1144 MICROSEC
P3.26 MICROSEC (E15-09)	3.26 MICROSEC	3.74 MICROSEC	5.39 MICROSEC	6.31 MICROSEC
PL09 MICROSEC (E15-12)	*1.09 MICROSEC	*1.23 MICROSEC	*1.78 MICROSEC	*2.12 MICROSEC
PI7.8 MICROSEC (E14-11)	17.8 MICROSEC	20.2 MICROSEC	29.3 MICROSEC	33.4 MICROSEC
SIGNAL NAME (ORIGINATING PIN)	PULSE WIDTH FOR M8655-YD			
P99 NSEC (E03-03)	146 NSEC			
P296 NSEC (E08-09)	438 NSEC			
P592 NSEC (E08-08)	877 NSEC			
P3.26 MICROSEC (E15-09)	4.83 USEC			
PL09 MICROSEC (E15-12)	1.615 USEC			
PI7.8 MICROSEC (E14-11)	26.3 USEC			

NOTE: DIFFERENTIATION BETWEEN M8655, YA, YB, YC AND YD MODULES IS THE XTAL SELECTION.
*W2 OUT, W5 IN FOR THESE CLOCK PULSES—W2 IN W5 OUT FOR ALL OTHER CASES.



NOTE: THIS TABLE IN REFERENCE TO SHEET 3 OF M8655 LOGIC DIAGRAM.

REVISIONS		
CHK	CHANGE NO.	REV.

TITLE		SIZE CODE	NUMBER	REV.
TERMINAL CONTROL		D CS	M8655-0-1	C
SCALE	SHEET 5 OF 5	DIST.		

REV. C
D
M8655-0-H

DIGITAL EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS						
ENGINEERING SPECIFICATION						
TITLE KLB-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE		DATE 9/25/73				
REVISIONS						
REV	DESCRIPTION	CHG NO	ORIG	DATE	APPD BY	DATE

ENG Bob Regan	APPD <i>B. Regan</i>	SIZE CODE A	NUMBER KLB-JA-1	REV
DEC 14-1982-0744071				1 of 13

This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced in spirit or used without written permission.

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE KLB-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INT. I/FACE		SIZE CODE A	NUMBER KLB-JA-1

1.0 Scope
This document specifies the KLB-JA, its use and operating characteristics.

2.0 Applications
The KLB-JA serves as data interface between an Omnibus type PDP8 computer (including PDP8's with DW8-E bus converters) and any asynchronous external device with electrically compatible data leads and one of the many serial data for its available with the KLB-JA.

I/O instruction device codes for the KLB-JA are established at the time of system integration allowing up to seventeen (17) external devices to be interfaced, using KLB-JA's, to one PDP8. (Two device codes are used for each KLB-JA (Switch Selectable)).

The KLB-JA also provides reader control signals for use with MF33DC and MF33DD model teletypes and optionally generates filler characters for use with VT05 terminals.

*Serial Data Format - Transmit and receive speed of device and character configuration, i.e., number of data bits, control bits and parity bits.

3.0 Operation - Functional
The function of the KLB-JA in the simplest terms is to take parallel data presented to it by the CPU, convert it to a serial data format, transmit the character one bit at a time to an external device and vice-versa.

3.1 PDP8/M8655 Operation (Double Buffering)
Data transfers occur between the PDP8's Accumulator (AC) and registers within the M8655. In some earlier asynchronous data interfaces the shift registers which communicate with the external device also serve as communication links between the interface and CPU. When receiving a character, the receive flag would be set when a character had been assembled. The character, however, remained available only

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE KLB-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE		SIZE CODE A	NUMBER KLB-JA-1

until the next character began to be assembled. The KLB-JA being double buffered, has an additional register between the receiver shift register and the AC. In this case, a character is assembled in the shift register and transferred to the "receive holding register" at which time the receive flag is set indicating that a character is available. The character remains available to the CPU in the holding register until the next character is completely assembled allowing the program roughly an order of magnitude more time to react to a receive flag and read a character.

In the transmission of data with earlier interfaces, time was lost between the transmission of characters since the shift register had to be completely empty before the transmit flag was set and the next character transmission wouldn't start until the CPU (program) got around to reading another character. Double buffering in this case ("transmit holding register" between the AC and transmit shift register) eliminates this lost time since the character flag is set (indication to the CPU that another character may be issued to the interface) when the holding register to shift register transfer has been made. To maintain full speed transmission of characters, the CPU must only react to the transmit flag within one character time to refill the holding register.

3.2 M8655/External Device Operation & Serial Data Format
3.2.1 Data Leads
Section 2.0 referred to electrically compatible data leads. The KLB-JA provides two types of data leads for different applications: 20 mA and EIA leads (choice is made by cable selection).
The 20 mA circuits represent the binary information as a switch connected to a power source, i.e., switch open = "1", switch closed = "0". The 20 mA data circuits on the M8655 are active. The power source for both the transmit and receive circuits is on the M8655. For an external device to be electrically compatible, its transmit and receive

DEC FORM NO DEC 14-1981-028-4170
DIA 108

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE KLB-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE		SIZE CODE A	NUMBER KLB-JA-1

circuits must be passive (no power added to the 20ma lines). (More technical information in section 4.5 on cabling.)

The EIA data leads represent binary data as one of two voltage levels. When using these lines, EIA (Electronics Industry Association) specification RS232-C must be adhered to.

3.2.2 Serial Data Format
KLB-JA/external device operation is asynchronous (a character or string of characters may begin at any point in time) and full duplex (transfers may occur in both directions simultaneously).

Where data is transferred serially, all definitions concerning that data are made with respect to time. Baud rate is the rate at which these decisions may be made. (Baud rate is the TOTAL possible bits/second.)

A data line may be in one of two states - mark or space. In the idle state (no data being transferred), the line is in the mark state. To signify to the receiving unit that a character is coming, the line changes to the space state for 1/haud rate seconds (start bit). This is followed by the data (5 to 8 data bits, LSB first). If parity is used, it appears after the most significant bit. This is followed by a return to the idle state which lasts for 1, 1.5 or 2 bit times (stop bit(s)). The next character may occur at any time after that. Following are the character definitions applicable to the KLB-JA.

Transmit Baud Rate - 110, 150, 300, 600, 1200, 2400, 4800, 9600 (Switch Selectable).

Receive Baud Rate - May be set equal to the transmit baud rate or 150 baud (Switch Selectable).

DEC FORM NO DEC 14-1981-028-4170
DIA 108

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE KLB-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE			
<p>Start Bit - Always 1 per character</p> <p>Data Bits - 5, 6, 7 or 8 (Jumper Selectable)</p> <p>Parity - Even, odd or none (Jumper Selectable) (Parity is inserted after most significant data bit.)</p> <p>Stop Bits - Choice of 1 or 2 for 6, 7 and 8 data bits. Choice of 1 or 1.5 for 5 data bits. (Jumper Selectable)</p> <p>3.3 Additional Options</p> <p>3.3.1 Error Status Word</p> <p>The error status word may be enabled by the insertion of jumper "SWP". Detected and parity framing and overrun errors (see Programming section).</p> <p>3.3.2 Filler Characters - VT95</p> <p>To operate at speeds above 300 baud, the VT95 requires that filler characters be transmitted to it following any line feed character. Insertion of the "FL" jumper on the M8655 causes four all zero characters to be automatically transmitted to the VT95 following every line feed. The transmit flag is not set until the KLB-JA is ready to accept other data.</p> <p>3.3.3 Reader Run</p> <p>Reader control is provided for operating LT33 teletypes. See Programming section.</p> <p>3.3.4 Teletype Filter</p> <p>LT33 teletypes require a relatively large filter capacitor across the receiver lines. Installing the "TR" jumper connects this capacitor.</p>			
DEC FORM NO DEC 14-10811-102-0370 DWA 108	SIZE CODE A SP	NUMBER KLB-JA-1	REV 5 OF 13

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE KLB-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE			
<p>SERIAL CHARACTER DEFINITION</p> <p>Figure 1</p> <p>The above example shows a character of one start bit, seven data bits, parity bit and two stop bits. Also shown is the relationship of the error status word to the AC bits.</p>			
DEC FORM NO DEC 14-10811-102-0370 DWA 108	SIZE CODE A SP	NUMBER KLB-JA-1	REV 6 OF 13

ENGINEERING SPECIFICATION		CONTINUATION SHEET															
TITLE KLB-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE																	
<p>4.0 Specifications</p> <p>4.1 Physical</p> <p>The M8655 meets the dimensional requirements for Omnibus type quad modules. Ref. D-MD-7605994 of the PDP8/E/W/M print set.</p> <p>4.2 Power Requirements</p> <p>From Omnibus - +5V at 1.1 Amps, -15V at 100 mA, +15V at 50 mA.</p> <p>From external device - None</p> <p>4.3 Environmental Requirements</p> <p>Ambient temperature of M8655 - Operate between 0 and 55°C Store between -15 and 65°C</p> <p>Humidity - 10% to 90% non-condensing</p> <p>4.4 System Configuration Restrictions</p> <p>Maximum number of M8655's in one PDP8/E system - 17 or the power supply limit.</p> <p>4.5 External Signals and Cabling Requirements</p> <p>4.5.1 EIA signals</p> <p>The EIA signals and their assigned pins on the 40 pin connector (Circuit Schematic Ref. J1) are as follows:</p> <table border="1"> <thead> <tr> <th>Signal Name</th> <th>Pin at J1</th> </tr> </thead> <tbody> <tr> <td>Protective Ground</td> <td>UU</td> </tr> <tr> <td>Send Data</td> <td>F</td> </tr> <tr> <td>Receive Data</td> <td>J</td> </tr> <tr> <td>Request to Send</td> <td>V (Held Asserted)</td> </tr> <tr> <td>Signal Ground</td> <td>DD (Held Asserted)</td> </tr> <tr> <td>Data Terminal Ready</td> <td>DD (Held Asserted)</td> </tr> </tbody> </table> <p>(Received data after EIA to TTL level conversion is jumpered at cable, pins E and M). Since the "Request to Send" lead is held true, M8655's are suitable for</p>				Signal Name	Pin at J1	Protective Ground	UU	Send Data	F	Receive Data	J	Request to Send	V (Held Asserted)	Signal Ground	DD (Held Asserted)	Data Terminal Ready	DD (Held Asserted)
Signal Name	Pin at J1																
Protective Ground	UU																
Send Data	F																
Receive Data	J																
Request to Send	V (Held Asserted)																
Signal Ground	DD (Held Asserted)																
Data Terminal Ready	DD (Held Asserted)																
DEC FORM NO DEC 14-10811-102-0370 DWA 108	SIZE CODE A SP	NUMBER KLB-JA-1	REV 7 OF 13														

ENGINEERING SPECIFICATION		CONTINUATION SHEET																												
TITLE KLB-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE																														
<p>FULL DUPLEX operation only.</p> <p>Modem Control may be accomplished when an M8655 is combined with a KLB-M (M8653).</p> <p>Total cable length from KLB-JA to associated terminal or modem must not exceed 50 feet.</p> <p>4.5.2 20mA Signals</p> <p>The 20mA signals provided and their assigned pins at the 40-pin connector (Circuit Schematic Ref. J1) and at the Mate-N-Lock end of a BC05-M cable are as follows:</p> <table border="1"> <thead> <tr> <th>SIGNAL NAME</th> <th>Pin at J1</th> <th>Pin at BC05-M</th> </tr> </thead> <tbody> <tr> <td>Transmit +</td> <td>AA</td> <td>5</td> </tr> <tr> <td>Transmit -</td> <td>KK</td> <td>2</td> </tr> <tr> <td>Receive +</td> <td>KK</td> <td>7</td> </tr> <tr> <td>Receive -</td> <td>SS</td> <td>3</td> </tr> <tr> <td>Header Run +</td> <td>PP</td> <td>6</td> </tr> <tr> <td>Header Run -</td> <td>SS</td> <td>4</td> </tr> </tbody> </table> <p>(Received data after 20mA to TTL level conversion is jumpered at J1 pins E & H.)</p> <p>The factors limiting the length of cable which may be attached to the 20mA circuits are: a) the total resistance which may be driven or, b) the total capacitance seen by the transmitter and receiver and the selected baud rate.</p> <p>The following information will allow the user to calculate maximum cable distances:</p> <table border="1"> <tbody> <tr> <td>Transmit + to Transmit -</td> <td>700 Ω</td> </tr> <tr> <td>Receive + to Receive -</td> <td>60 Ω</td> </tr> <tr> <td>Header Run + to Header Run -</td> <td>1220 Ω</td> </tr> </tbody> </table> <p>(LT33 reader circuit has 1KΩ resistance which leaves 220 for total cable resistance.)</p>				SIGNAL NAME	Pin at J1	Pin at BC05-M	Transmit +	AA	5	Transmit -	KK	2	Receive +	KK	7	Receive -	SS	3	Header Run +	PP	6	Header Run -	SS	4	Transmit + to Transmit -	700 Ω	Receive + to Receive -	60 Ω	Header Run + to Header Run -	1220 Ω
SIGNAL NAME	Pin at J1	Pin at BC05-M																												
Transmit +	AA	5																												
Transmit -	KK	2																												
Receive +	KK	7																												
Receive -	SS	3																												
Header Run +	PP	6																												
Header Run -	SS	4																												
Transmit + to Transmit -	700 Ω																													
Receive + to Receive -	60 Ω																													
Header Run + to Header Run -	1220 Ω																													
DEC FORM NO DEC 14-10811-102-0370 DWA 108	SIZE CODE A SP	NUMBER KLB-JA-1	REV 6 OF 13																											

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE KLS-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE			
Some Wire Resistances:			
Wire Size	Ω mm/1000 feet		
26 AWG	40.81		
24 AWG	25.67		
22 AWG	16.34		
18 AWG	8.05		
Formula for calculating maximum distance due to cable capacitance and baud rate.			
$D_{max} = .3 \times 10^{-3} \sqrt{\frac{C_T + C_R}{C_C \cdot Bd}} - \left(\frac{C_T + C_R}{C_C} \right)$			
Where: D_{max} = maximum distance external device may be placed from KLS-JA.			
C_C = capacitance of cable per foot.			
Bd = baud rate.			
C_R = Capacitance across the receiver circuit in question.			
C_T = Capacitance across the transmitter circuit in question.			
C_R for M8655 is 2.2 uf if TTY jumper is installed; β if not.			
C_T for M8655 is β .			
C_R and C_T must be determined for external device.			
Examples:			
1. IT33 with reader.			
The limiting factor in this case is the Reader Run circuit. Using 26 AWG cable, the maximum wire length is 220 feet.			
from Reader Run + to Reader-. Therefore the maximum cable length is 2695 feet.			
DEC FORM NO DEC 14-(1041)-102-1070 DMA 108	SIZE CODE A SP	NUMBER KLS-JA-1	REV 9 OF 13

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE KLS-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE			
2. High speed terminal (9600 baud) with β capacitance in either its transmitter or receiver. The limiting factor is cable capacitance. For this example cable capacitance is 30 pf/ft.			
$D_{max} = .3 \times 10^{-3} \sqrt{\frac{\beta}{30 \times 10^{-12} \times 9600}} - \frac{\beta}{.288 \times 10^{-6}} = 1040$ ft.			
4.6 Module Setup - Jumpers and Switches Refer to Dwg. D-CS-M8655- β -1, Sheet 1.			
5.0 Programming			
5.1 Instruction Set			
6XXB	Clear keyboard flag (KCF)		
Receiver flag is cleared without clearing the AC or enabling the reader.			
6XXI	Skip if keyboard flag is set (KSF)		
Increments the program counter to one location beyond the next sequential instruction if the receiver flag is set.			
6XXZ	Clear keyboard flag and set reader run (KCC)		
Clear the receiver flag, and AC, and enable the reader.			
6XX4	Read keyboard static (KRS)		
Performs inclusive or of the receiver register and the AC leaving the result in the AC.			
6XX5-AC11	Set/Clear Interrupt enable (KIE)		
Loads AC bit 11 into the interrupt enable flip flop on the M8655. (1) = enable, (β) = disable.			
6XX5-AC10	Set/Clear status enable (KSE)		
Loads AC bit 10 into status enable flip flop on M8655. (1) = enable, (β) = disable. With SWD jumper installed, the status enable flip set causes the status word to be loaded into AC bits $\beta-3$ when a character is read (KRS or KRB inst.).			
DEC FORM NO DEC 14-(1041)-102-1070 DMA 108	SIZE CODE A SP	NUMBER KLS-JA-1	REV 10 OF 13

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE KLS-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE			
6XX6	Read keyboard buffer dynamic (KRS)		
Performs the combined operations of KCC and RRS.			
6XXB	Set teleprinter flag (TFL)		
Set the transmit flag.			
6XXI	Skip on teleprinter flag (SFP)		
Increments the contents of the program counter to one location beyond the next sequential instruction if the transmit flag is set.			
6XXZ	Clear teleprinter flag (TCF)		
Clear the transmit flag.			
6XX4	Load Teleprinter & Print (TPC)		
The least significant bits of the AC are transferred to a data holding register on the M8655 and then transmitted. The transmit flag is not cleared by this instruction.			
6XX5	Skip if teletype interrupt (SPI)		
The next sequential instruction is skipped if the transmit or receive flag is set and the interrupt enable flip flop is set.			
6XX6	Print character (TFS)		
Combination of TCF and TPC performed.			
5.2 Operation			
5.2.1 Initialize			
Initialize (key clear or CAF 6007 instruction) clears the receive flag, transmit flag and status word enable flip-flop, if applicable. It also sets the interrupt enable flip-flop.			
Initialize does not reset the transmit or receive circuitry; i.e., if the M8655 were in the process of transmitting or receiving a character, the respective flag is set at the appropriate time despite the issuance of initialize. This circuitry is cleared only when power is first applied to the FDP8.			
DEC FORM NO DEC 14-(1041)-102-1070 DMA 108	SIZE CODE A SP	NUMBER KLS-JA-1	REV 11 OF 13

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE KLS-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE			
5.2.2 Status Word			
This section applies only when the "SWD" jumper is installed on the M8655. When this jumper is out, the read status logic is disabled.) Error status is read with the data bits when a read IOT is issued (MSB or KRS) if the status enable flip-flop was previously set.			
ACF	Inclusive or of the three error conditions. 1 = error.		
AC1	Parity error (If NP jumper is not installed, this bit will always receive a zero.)		
AC2	Framing Error = 1 if a legal stop bit was not detected (a space was detected half way through Stop Bit 1).		
AC3	Overrun Error = 1 if the receiver flag was not cleared prior to the character now being read (one character transmitted after another by the teletype without the first being read by the computer).		
ACF	AC1	AC2	AC3
Error	Parity Error	Framing Error	Overrun Error
		MSB ←	Data Bits →
AC After KRS or KRB Instruction With Status Enabled			
DEC FORM NO DEC 14-(1041)-102-1070 DMA 108	SIZE CODE A SP	NUMBER KLS-JA-1	REV 12 OF 13

ENGINEERING SPECIFICATION

CONTINUATION SHEET

TITLE KL8-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE

5.2.3 Receive Flag

The receiver flag is cleared by key clear, or the CAF, KCF, KCC, and KRB instructions.

The receiver flag is set half way through the first stop bit of the characters being transmitted by the external device. This differs from the operation of earlier serial interfaces in that they did not look for framing errors and therefore could set the receiver flag half way through the most significant bit.

5.2.4 Reader Run

Reader Run is typically set when the previously read character is read into the AC. It is cleared when the start bit of the character to be read is detected. (Cleared half way through the start bit.)

5.2.5 Transmit Flag

The Transmit flag is cleared by initialize, or the TCF and TLS instructions.

The Transmit flag is set by the TFL instruction or anytime the Transmitter buffer is empty. (The transmission may or may not have occurred at this time.

When a character is to be transmitted to the external device, the character is received by the M8655, loaded into the transmit buffer, then loaded into the shift register from which the actual transmission occurs.

The first character being transmitted goes almost immediately from the transmit buffer to the shift register and the transmit flag is set. If another character is transferred from the computer at this time, the transmit flag is next set at the completion of the first transmission. (The transmit buffer is again empty.)

SIZE	CODE	NUMBER	REV
A	SP	KL8-JA-1	

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE		SIZE CODE	NUMBER
		A SP	KL8-JA-2
		SHEET 3 OF 4	
<p>E. Set switches "RECEIVE" & "TRANSMIT" to the customer specified device codes as illustrated on sheet 1 of the circuit schematic.</p> <p>F. Set baud rate as specified by customer as shown on sheet 1 of circuit schematic.</p> <p>G. Install jumpers that are required by the customer. Parity, even parity, bits/character, fill characters TTY jumper and error status word. Ref. sheet 1 of circuit schematic.</p> <p>H. Be sure power is off in PDP8 E/M/F and insert the M6655 into the omnibus according to PDP 8E maintenance manual Vol. 1 Table 2-3.</p>			
<p>III. Acceptance procedure</p> <p>A. Load Maindec 08-DIKLA-A-PB (Loop Back Test) using normal binary loading procedures.</p> <ol style="list-style-type: none"> Run diagnostic according to the Maindec write-up Maindec 08-DIKLA-A-D. Run at customers specified baud rate for 1 pass in 20 MA mode, and 1 pass in EIA mode. (See note 1) No errors are acceptable. <p>B. If the KL8-JA is shipped with a teletype, load Maindec 08-DIKLB-A-PB using normal loading procedures.</p> <ol style="list-style-type: none"> Run program 4 according to the maindec's write up. Maindec-08-DIKLB-A-D. No errors are acceptable. <p>C. If the KL8-JA is shipped with a VT05 load, Maindec 08-DGVSA-B-PB using normal binary loading procedures.</p> <ol style="list-style-type: none"> Run diagnostic for 1 complete pass according to the Maindec's writeup, Maindec 08-DGV5-B-D. No errors are acceptable. <p>D. If the KL8-JA is shipped with a serial LA30, load Maindec-08-DHLAA-A-PB using normal binary loading procedure.</p>			
DEC FORM NO. DEC 16-(181)-1022-N370 DRA 106	ENG Bob Deegan DATE 9/24/73 REV 1	SIZE CODE A SP	NUMBER KL8-JA-2

DIGITAL EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS		CONTINUATION SHEET	
TITLE		SIZE CODE	NUMBER
KL8-JA FIELD SERVICE AND IN HOUSE ACCEPTANCE PROCEDURE		A SP	KL8-JA-2
		SHEET 1 OF 4	
<p>DESCRIPTION</p> <p>REVISIONS</p> <p>DATE</p> <p>APPD BY</p> <p>DATE</p>			
<p>ENG Bob Deegan DATE 9/24/73 REV 1</p>			

Handwritten notes and signatures in the top right corner of the first sheet, including the name "Bill Seal" and a date "9/24/73".

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE		SIZE CODE	NUMBER
		A SP	KL8-JA-2
		SHEET 4 OF 4	
<p>1. Run diagnostic for 1 complete pass according to the Maindec's writeup, Maindec-08-DHLAA-A-D.</p> <p>2. No errors are acceptable.</p>			
<p>Note: 1 J1 connections for 20MA loop back test mode E-H K-KK S-AA EIA connections for EIA loop back test mode P-J</p>			
DEC FORM NO. DEC 16-(181)-1022-N370 DRA 106	ENG Bob Deegan DATE 9/24/73 REV 1	SIZE CODE A SP	NUMBER KL8-JA-2

ENGINEERING SPECIFICATION		CONTINUATION SHEET	
TITLE		SIZE CODE	NUMBER
		A SP	KL8-JA-2
		SHEET 2 OF 4	
<p>I. Purpose</p> <p>Define the procedure for installing and accepting the KL8-JA</p> <p>II. Unpacking and Installation</p> <p>A. Shipping Hardware</p> <ol style="list-style-type: none"> KL8-JA (M6655 Terminal Control/asynchronous interface) Shipping Software <p>B. Shipping Software</p> <ol style="list-style-type: none"> KL8-JA Print set Maindec 08-DIKLA-A (KL8-JA LOOPBACK TEST) Maindec 08-DIKLB-A (KL8-JA teletype test) Maindec 08-DGVSA-B (VT05 terminal diagnostic) Maindec-08-DHLAA-A (LA30 control/exerciser test) <p>Note: Shipped only if KL8-JA used as VT05 interface.</p> <p>Note: shipped only if KL8-JA used as LA30 interface.</p> <p>C. Test hardware and software required.</p> <ol style="list-style-type: none"> PDP E/F/M with at least 4K R/W memory and a programmers console. All applicable items listed under A and B above. <p>D. Unpack and inspect module for physical damage.</p>			
DEC FORM NO. DEC 16-(181)-1022-N370 DRA 106	ENG Bob Deegan DATE 9/24/73 REV 1	SIZE CODE A SP	NUMBER KL8-JA-2

