


|                            |            |
|----------------------------|------------|
| MM8/I Replacement          |            |
| TITLE: 20230822            |            |
| Document Number:<br>Logic  | REV:       |
| Date: 8/27/2023 4:47:55 PM | Sheet: 1/3 |

DECPROT011111



|  |            |
|--|------------|
| MM8/I Replacement                      |            |
| TITLE: 20230822                        |            |
| Document Number:<br>Board Interconnect | REV:       |
| Date: 8/27/2023 4:47:55 PM             | Sheet: 2/3 |

1

2

3


4

5

6

MM8I Notes:

The CPU initiates a read-modify-write cycle with a MEM\_START pulse.  
 150 ns later MEM\_BEGIN sets at the beginning of READ.  
 150 ns or more later STROBE is sent when the CPU should grab the READ data.  
 350 ns later, READ ends.  
 50 ns after TP2, INHIBIT begins.  
 100 ns after TP2, WRITE is asserted.  
 400 ns after WRITE begins, WRITE ends and MEM\_DONE is sent to the CPU.  
 Lowercase signifies a local signal, not used by the CPU.



|                            |            |
|----------------------------|------------|
| MM8/I Replacement          |            |
| TITLE: 20230822            |            |
| Document Number:<br>Notes  | REV:       |
| Date: 8/27/2023 4:47:55 PM | Sheet: 3/3 |