#$ TOOL CUPL
# Berkeley PLA format generated using CUPL(WM) 5.0a
# Serial#  60008009
# Created  Tue Apr 03 05:54:56 2018
#
#    Name        23621A9
#    Partno      E112,E114 74S571
#    Revision    1.0
#    Date        March 2018
#    Designer    Digital Equipment Corporation
#    Company     None
#    Assembly    0001
#    Location    None
#
#$ TITLE  23621A9
#$ PROPERTY ATMEL jtag = on
#$ PROPERTY ATMEL preassign keep
#$ PROPERTY ATMEL TMS_pullup = on
#$ PROPERTY ATMEL TDI_pullup = on
#$ MODULE  23621A9
#$ JEDECFILE  23621A9
#$ DEVICE  virtual
#$ PINS  13 BI+:1 D0+:4 D1+:5 G+:13 I0+:3 I1+:6 R0+:2 R1+:7 bo+:10 da+:11 db+:12 sub+:14 use_d+:15 
.i 10
.o 6
.type f
.ilb  BI D0 D1 G I0 I1 R0 R1 sub use_d 
.ob   bo- bo.OE da- da.OE db- db.OE 
.phase 111111
.p 47
----1-1-10 100000
1---10--00 101000
-----1--00 100000
0---110010 101000
0---011010 101000
0---100110 101000
----110110 101000
1---011110 101000
0---0-1110 101000
-1----1-11 100000
110-----01 101000
--1-----01 100000
00----1111 101000
011---0011 101000
001---1011 101000
010---0111 101000
-11---0111 101000
101---1111 101000
0----0--00 100010
0-0-----01 100010
---0------ 010101
000-----01 001000
-01-----01 001000
110---1111 001000
111---1011 001000
-10---1011 001000
1---101110 001000
0---00--00 001000
----01--00 001000
1---111010 001000
----101010 001000
----000010 001000
-00---0011 001000
1---000-10 001000
100---0-11 001000
1---0-0010 001000
10----0011 001000
1-1----001 000010
1----1-000 000010
1----0-010 000010
1-0----011 000010
0----1-010 000010
0-1----011 000010
1----1-1-0 000010
1-1----1-1 000010
0----0-1-0 000010
0-0----1-1 000010
.e