

In this drawing:

- 1
- Notes and Table of Contents
- 2
- D-BS-8i-0-2 Timing, Manual Functions and Run (1/2)
- 3
- D-BS-8i-0-2 Timing, Manual Functions and Run (2/2)
- 4
- D-BS-8i-0-3 Instruction Register and Major States
- 5
- D-BS-8i-0-4 Register Output Gate Control
- 6
- D-BS-8i-0-5 Shift and Carry Gate Control
- 7
- D-BS-8i-0-6 Register Input Control and Skip
- 8
- D-BS-8i-0-7 Interrupt and Break Control
- 9
- D-BS-8i-0-8 Major Registers
- 10
- D-BS-8i-0-9 Major Registers Gating (1/4)
- 11
- D-BS-8i-0-9 Major Registers Gating (2/4)
- 12
- D-BS-8i-0-9 Major Registers Gating (3/4)
- 13
- D-BS-8i-0-9 Major Registers Gating (4/4)
- 14
- D-BS-8i-0-10 I/O Level Converter
- 15
- D-BS-8i-0-11 Teletype Receivers
- 16
- D-BS-8i-0-12 Teletype Transmitter
- 17
- D-BS-8i-0-13 Memory Control
- 18
- D-BS-8i-0-14 Sense Amps and Inhibit Drivers
- 19
- D-BS-8i-0-15 X Axis Selection
- 20
- D-BS-8i-0-16 Y Axis Selection
- 21
- D-BS-mc8i-0-1 Memory Extension Control (1/2)
- 22
- D-BS-mc8i-0-1 Memory Extension Control (2/2)
- 23
- D-BS-mc8i-0-2 Inhibit Drivers
- 24
- D-BS-mc8i-0-3 X Axis Selection
- 25
- D-BS-mc8i-0-4 Y Axis Selection
- 26
- D-BS-kt8i-0-1 Time-share Option
- 27
- D-BS-ke8i-0-2 EAE Control
- 28
- D-BS-ke8i-0-3 Multiplier Quot. and Step Counter
- 29
- D-BS-dl8i-0-2 Data Line Interface
- 30
- D-BS-mp8i-0-1 Memory Parity Option (1/2)
- 31
- D-BS-mp8i-0-1 Memory Parity Option (2/2)
- 32
- D-BS-kp8i-0-1 Power Fail and Restart Option
- 33
- D-BS-vc8i-0-1 Display Control
- 34
- D-BS-vp8i-0-1 Plotter Control
- 35
- D-BS-pp8i-0-1 High Speed Punch
- 36
- D-BS-pr8i-0-1 High Speed Reader
- 37
- D-BS-kw8i-0-1 Real Time Clock Option
- 38
- D-BS-cr8i-0-2 Card Reader Control #1
- 39
- D-BS-cr8i-0-3 Card Reader Control #2
- 40
- Unused

Must tie either S or S₋ to GND if no DL8i
Need a proper jumper list for dl8i, like those below.

EAE Disable Jumpers (blue wire wrap):
(from Dave Gesswein)

- E28L1 to GND EAE_L_DISABLE
- F23H2 to +3 volts EAE_E_SET
- F24C1 to +3 volts EAE_NO_SHIFT_ENABLE
- F28R1 to +3 volts EAE_ON_
- F31D2 to +3 volts EAE_MEM_ENABLE
- F33P2 to GND B EAE_ON
- F39F1 to GND. MQ_ENABLE
- F39F2 to GND. SC_ENABLE


KT8I Disable Jumpers (blue wire wrap):
(from Dave Gesswein)

- E13D1 to E15M2, UF(0) to +3V
- E18U1 to B4V1 SKIP ored to SKIP(1)
- F11M2 (or possibly F11H2 or F11N2) to F11U1, CUF to +3V
- F19N1 to F19N2 UINT to +3V
- J13U2 to H13P2 ME5 to +3V

Unused Slots:

- E03
- H06
- E04
- F04
- H21
- J21
- E05
- F05
- H22
- J22
- E06
- F06
- H33
- E07
- F07
- H35
- J35
- E08
- H36
- J36
- H37
- J37
- H38
- J38
- H39
- J39
- H40
- J40

BUGBUG: TP4 seems hopelessly overloaded, given
that clock inputs are 2 standard TTL loads.



BUGBUG: This was done based on proximity, ignoring issues of
authenticity. (Fanout has been checked.)

VRS -- substituted latch for cross-coupled gates on sheet 22.
VRS -- substituted latch for cross-coupled gates on sheet 30.



This kludge added by VRS, since IO_PC_LOAD isn't driven.
This signal was added by an ECO, but lacks a driver.
I've added a connector pin here, for now.

ECOs Believed to be Integrated:

- 8i-00001
- 8i-00002
- 8i-00009
- 8i-00013
- 8i-00015
- 8i-00020
- 8i-00021
- 8i-00025
- 8i-00029
- 8i-00034
- 8i-00042
- 8i-00046
- 8i-00050
- 8i-00054
- 8i-00059
- 8i-00067
- 8i-00069
- 8i-00071
- 8i-00081
- 8i-00084
- 8i-00085
- 8i-00086
- Buffer MEM_START and TP2.
- Delay TP3 50ns so slow MM can meet set up for adder.

Other ECOs Known to Exist:

- 8i-00024
- 8i-00026
- 8i-00032
- 8i-00052
- 8i-00068
- 8i-00093
- 8i-00096
- 8i-00099
- D-MU-8i-0-16 Module Utilization
- D-CS-8i-0-27 Console switches and Indicators
- D-MU-8i-0-16 Module Utilization
- D-MU-8i-0-17 Module Utilization
- D-MU-8i-0-17 Module Utilization
- D-MU-8i-0-17 Module Utilization
- D-MU-8i-0-17 Module Utilization
- D-MU-8i-0-17 Module Utilization



Notes and Table of Contents


TITLE: pdp8i-fpga


Document Number:


REV:

Date: 2/21/2021 4:17:33 PM



Sheet: 1/40







D-BS-8i-0-3 Instruction Register and Major States	
TITLE: pdp8i-fpga	
Document Number:	REV:
Date: 2/21/2021 4:17:33 PM	Sheet: 4/40



D-BS-8i-0-4 Register Output Gate Control

TITLE: pdp8i-fpga


Document Number:

REV:

Date: 2/21/2021 4:17:33 PM

Sheet: 5/40





D-BS-8i-0-6 Register Input Control and Skip


TITLE: pdp8i-fpga

Document Number:

REV:

Date: 2/21/2021 4:17:33 PM

Sheet: 7/40



VCC
GND

D-BS-8i-0-7 Interrupt and Break Control


TITLE: pdp8i-fpga


Document Number:


REV:


Date: 2/21/2021 4:17:33 PM

Sheet: 8/40











D-BS-8i-0-9 Major Registers Gating (3/4)

TITLE: pdp8i-fpga	
Document Number:	REV:
Date: 2/21/2021 4:17:33 PM	Sheet: 12/40



1. For ka8i, substitute D-BS-ka8i-0-1 for this print.
2. G717 is always placed at the end of the I/O bus.
(Place G717 in location J02 if no options on the I/O bus.)



D-BS-8i-0-10 I/O Level Converter




TITLE: pdp8i-fpga

Document Number:

REV:

Date: 2/21/2021 4:17:33 PM

Sheet: 14/40









D-BS-8i-0-14 Sense Amps and Inhibit Drivers	
TITLE: pdp8i-fpga	
Document Number:	REV:
Date: 2/21/2021 4:17:33 PM	Sheet: 18/40

D-BS-8i-0-15 X Axis Selection		
TITLE: pdp8i-fpga		
Document Number:		REV:
Date: 2/21/2021 4:17:33 PM	Sheet:	19/40

D-BS-8i-0-16 Y Axis Selection		
TITLE: pdp8i-fpga		
Document Number:		REV:
Date: 2/21/2021 4:17:33 PM	Sheet:	20/40






























D-BS-mc8i-0-2 Inhibit Drivers		
TITLE: pdp8i-fpga		
Document Number:		REV:
Date: 2/21/2021 4:17:33 PM	Sheet:	23/40

D-BS-mc8i-0-3 X Axis Selection		
TITLE: pdp8i-fpga		
Document Number:		REV:
Date: 2/21/2021 4:17:33 PM	Sheet:	24/40




D-BS-mc8i-0-4 Y Axis Selection		
TITLE: pdp8i-fpga		
Document Number:		REV:
Date: 2/21/2021 4:17:33 PM	Sheet:	25/40








D-BS-dl8i-0-2 Data Line Interface	
TITLE: pdp8i-fpga	
Document Number:	REV:
Date: 2/21/2021 4:17:33 PM	Sheet: 29/40



VRS -- substituted latch for cross-coupled gates



D-BS-mp8i-0-1 Memory Parity Option (1/2)


TITLE: pdp8i-fpga

Document Number:

REV:

Date: 2/21/2021 4:17:33 PM

Sheet: 30/40



D-BS-mp8i-0-1 Memory Parity Option (2/2)


TITLE: pdp8i-fpga


Document Number:


REV:

Date: 2/21/2021 4:17:33 PM


Sheet: 31/40











D-BS-pr8i-0-1 High Speed Reader

TITLE: pdp8i-fpga

Document Number: REV:



