




# PDP8 Circuit




XS OE  
60ns Delay

Ns are next sense

Next State



DATA PATH PAL  
20G10



REGISTER TRANSFER

R3,R2,R1,R0	MEM	IR	MB	MA	AC	PC	Transfer Description
0000	HOLD						
0001	IR<M	MEM		EA		F	IR<MEM PC<F MA<EA
0010	SR<A				SR		SR<A
0011	IR<F		F				IR<F
0100	MB<M		MEM				MB<MEM
0101	MX<M		MEM	MEM			MB<MEM MA<MEM
0110	SL<A				SL		SL<A
0111	-						
1000	MB<F		F				MB<F
1001	MA<F			F			MA<F
1010	AC<F				F		AC<F
1011	PC<F					F	PC<F
1100	M<MB	MB					MEM<MB
1101	MMA<F	MB		F			MA<F MEM<MB
1110	MA<C<F	MB			F		AC<F MEM<MB
1111	MP<C<F	MB				F	PC<F MEM<MB


Source(s)

ALU

ALU OP	M	S3,S2,S1,S0	Cin
F=0	1	0011	0
F=A	0	0000	0
F=B	1	1010	0
F=-A	1	0000	0
F=A+1	0	0000	1
F=A+B	0	1001	0
F=A<B	0	0001	0
F=A&B	0	1011	1

MUX

MUX OUT	X2,X1,X0
MB	000
MA	001
AC	010
PC	011
SW	100
IN	101
-	110
-	111




PDP8 ASM Chart

FROM PAGE 1 EXEC

TO PAGE 1 IDLE

TO PAGE 3 EXEC

FROM PAGE 3 IDLE



TO PAGE 3 EXEC

FROM PAGE 1 IDLE

FROM PAGE 3 IDLE

FROM PAGE 2 EXEC

TO PAGE 2

