

DECUS NO.

8-479

TITLE

PDP-8/E INSTRUCTION SIMULATORS FOR OTHER PDP-8S

AUTHOR

Guy L. Steele, Jr.

COMPANY

Brighton, Massachusetts

DATE

August 25, 1971

**SOURCE LANGUAGE** 

PAL III

# PDP-8/E Instruction Simulators for Other PDP-8 s

Guy L. Steele Jr. 410 Washington St. Brighton, Mass. 02135

### Introduction

It used to be that PDP-8's came in four flavors: straight 8, 8/S, 8/I, and 8/L. Now there is a most marvellous fifth flavor: 8/E. The 8/E unlike the other four 8's has some extra instructions in the standard (non-FAE) set. This makes for easier programming, but messes up compatibility. Thus, although other 8 programs will rum on an 8/E, 8/E programs may not run on other8's.

There are three solutions to this problem:

- 1) don't use 8/E programs on your eight.
- 2) get rid of your other 8 and get an 8/E.
- 3) use some nice simulation subroutines like these.

The subroutines listed herein provide simulation for the functions of the PDP-8/E's BSW (byte swap) and standard MQ (non-EAE) microinst ructions.

## Advantages of Simulation Subroutines

- \* They work.
- \* They are called by a JMS I through a page zero pointer; thus the sabroutines are callable from anywhere in 4K of core.
- \* The subroutine calls are exactly as long as the microinstructions they replace: one location.
- \* They are virtually independent of one another; thus they may be tucked into any page where there are a few words to spare, scattered all over core.
- \* They're efficient (for simulation subroutines.)
- \* They may be called by the same mmemonics as the actual instructions; no extensive program revision is necessary.

### Disadvantages of Simulation Subroutines

- \* They take up a little extra core.
- \* They tie up page zero locations.
- \* There is no provision for the use of multiple memory fields.
- \* They're slower than the real thing. (If you're that anxious to save execution time, see option 2) above and ignore this stuff.)

#### Methods

I was inspired to write these routines by Robert H. Nagel (Ref. 1), who wrote a BSW simulator. Mye BSW simulator is an improved version of his original subroutine. The other microinstructions are simulated by maintaining a pseudo-MQ register on page zero. All the MQ operations are performed with respect to this pseudo-MQ.

Each simulator is invoked by using the standard microinstruction mnemonics BSW, MQA, MQL, CAM, ACL, SWP, and one I invented called ALC which is equivalent to CIA SWE which in turn equals CIA MQA MQL. These mnemonics are redefined to be JMS's to the appropriate simulator subroutines. Thus, assembling the subroutines with the user program causes the links to the simulators to be assembled into the program.

One location is required on page zero for the pseudo-MQ, plus one location for each subroutine to serve as a pointer for the JMS's.

The algorithms used for the simulations are relatively straightforward and are explained in comments in the listing. All algorithms are original with misself except for the maclusive OR algorithm (Ref. 2)

### Restrictions

If the microinstructions are encountered in the forms MQA MQL, CLA MQL, etc. instead of SWP, CAM, etc., the instructions will not execute properly. This applies especially to CLA SWP which has no single standard mnemonic. I have provided one: ALC. Any coding containing such combinations should be rewritten in terms of single mnemonics.

No provision is made for the possible desire to microprogram BSW with CLL, CML, STL, or IAC. The user may either write an extra simulator or simply use two separate instructions.

#### References

- 1) Robert H. Nagel, Letter to the Editor, DECUSCOPE, Vol. 10, No. 3, p. 23.
- 2) 1970 Small Computer Handbook, Digital Equipment Corporation, p. 28.

```
/ PDP-8/E MICROINSTRUCTION SIMULATION ROUTINES
/ EACH SUBROUTINE IS INDEPENDENT OF THE OTHERS:
/ HOWEVER, NOTE THAT TO CONSERVE CORE LOCATIONS
/ XXCAM AND XTACL ARE USED AS TEMPORARY STORAGE
/ BY OTHER SUBROUTINES. IF XXCAM OR XXACL SHOULD
/ BE REMOVED A NEW LOCATION SHOULD BE DEFINED IF
/ NECESSARY FOR XXTMP1 OR XXTMP2.
/ NOTE THAT IF A SUBROUTINE IS REMOVED ITS PAGE
/ ZERO POINTER MAY ALSO BE REMOVED.
/ NOTE THAT THE MOL INSTRUCTION IS SIMULATED
/ SIMPLY BY A DCA RATHER THAN A JMS.
/ PAGE ZERO LOCATIONS
*170
                       / ANY PAGE ZERO LOCATIONS ARE OK
                       / MQL (LOAD MQ FROM AC, QLEAR AC)
MQL=DCA .
                       / PSEUDO-MQ REGISTER
XXMQ,
CAM=JMS I .
                       / CAM (CLEAR AC AND MQ)
       XXCAM
ACL=JMS I .
                       / ACL (LOAD AC FROM MQ)
        XXACL
SWP=JMS I .
                       / SWP (SWAP AC AND MQ)
        XXSWP
MCAMPIMS I .
                       / MQA (OR MQ INTO AC)
        ADMIXX
ALC-JMS I .
                       / ALC (STANDS FOR AC LOAD
       XXALC
                       / AND CLEAR. THIS IS NOT A
                       / STANDARD MNEMONIC AND SHOULD
                       / HE DEFINED AS ALC=CLA SWP
XXTMP1=XXACL
XXTMP2=XXCAM
                       / FOR A PDP-3/E. LOAD AC FROM
                       / MQ, CLEAR MQ)
                       / BSW (BYTE SWAP. SWAP BITS Ø-5
BSW=JMS I .
                       / OF AC WITH BITS 6-11)
        XXBSW
/ THE SUBROUTINES THEMSELVES MAY BE LOCATED ON ANY PAGE;
/ IF XXTMP1=XXACL AND XXTMP2=XXCAM THEN THE SUBROUTINES
/ SHOULD BE ARRANGED SO THAT THUSE LOCATIONS CAN BE
/ ACCESSED, BUT OTHER THAN THIS THEY MAY BE TUCKED INTO
/ WHATEVER FREE AREAS EXIST IN CORE.
*600
/ CAM (CLEAR A.C AND MQ)
/ ALGORITHM: QUITE STRAIGHTFORWARD
/ LENGTH: 4 LOCATIONS
/ EXECUTION TIME: 8 CYCLES
XXCAM, Ø
        CLA
             / CLEAR AC
       DCA XXMO
                       / CLEAR MQ
       JMP I XXCAM
```

```
/ ACL (LOAD AC FROM MQ)
/ ALGORITHM: ABOUT AS STRAIGHTFORWARD AS FOR CAM
/ LENGTH: 4 LOCATIONS
/ EXECUTION TIME: 8 CYCLES
XXACL, Ø
        CLA
                        / CLEAR AC
                        / GET MQ
        TAD XXMQ
        JMP I XXACL
/ SWP (SWAP AC AND MQ)
/ ALGORITHM: MOVE AC TO T1; MOVE MQ TO T2; MOVE
        TI TO MQ; MOVE TO AC
/ LENGTH: 8 LOCATIONS
/ EXECUTION TIME: 17 CYCLES
XXSWP, Ø
                        / MOVE AC TO T1
        DCA XXTMP1
        TAD XXMQ
                        / MOVE MQ TO T2
        DCA XXTMP2
        TAD XXTMP1
        DCA XXMQ
                        / MOVE TI TO MQ
                        / MOVE T2 TO AC
        TAD XXTMP2
        JMP I XXSWP
/ MOA (INCLUSIVE OR MQ INTO AC)
/ ALGORITHM: (AC IOR MQ) EQUALS (((NOT AC) AND MQ) + AC)
        WHERE IOR, NOT, AND ARE LOGICAL OPERATORS. (SEE
        1970 DEC SMALL COMPUTER HANDBOOK, PAGE 28.)
/ LENGTH: 7 LOCATIONS
/ EXECUTION TIME: 114 CYCLES
XXMQA,
                        / AC
        DCA XXTMP1
        TAD XXTMP1
                        / (NOT AC)
        CMA
                        / ((NOT AC) AND MQ)
        AND XXMQ
                        /(((NOT AC) AND MQ) + AC)
        TAD XXIMPl
        JMP I XXMQA
/ ALC (AC LOAD AND CLEAR: LOAD AC FROM MQ, CLEAR MQ)
/ ALGORITHM: MOVE MQ TO T1, CLEAR MQ, MOVE T1 TO AC
        (THIS SUBROUTINE COULD BE SHORTENED BY USING
        XXSWP AT A COST OF EXECUTION TIME INCREASE.)
/ LENGTH: 7 LOCATIONS
/ EXECUTION TIME: 14 CYCLES
XXALC, Ø
        CLA
        TAD XXMQ
        DCA XXTMP1
                        / MOVE MQ TO TI
        DCA XXMQ
                        / CLEAR MQ
                        / MOVE TI TO AC
        TAD XXTMPl
        JMP I XXALC
```

```
/ BSW (BYTE SWAP: SWAP BITS Ø-5 OF AC WITH BITS 6-11)
/ ALGORITHM: QUITE INGENIOUS (I'M PROUD OF THIS ONE.)
        THIS ONE IS HARD TO DESCRIBE VERBALLY. THE
        COMMENTS ON THE SUBROUTINE ILLUSTRATE WHERE
        THE CONTENTS OF THE ORIGINAL AC AND LINK
        APPEAR IN THE AC AND LINK AT EACH STEP.
/ LENGTH: 13 LOCATIONS
/ EXECUTION TIME: 21 CYCLES
/ NOTE THAT THE CONSTANT IS OFTEN USEFUL FOR OTHER
/ PARTS OF A USER PROGRAM.
XII 1/11
                          LINK
                                    AC
XXBSW,
                        / L XXX XXX YYY YYY
                        / L 9999 9999 9999 9999
        DCA XXTMP1
                           Ø ØLØ ØØØ ØØØ ØØØ
        RTR
        DCA XXTMP2
                           Ø ØØØ ØØØ ØØØ ØØØ
        TAD XXTMP1
                           Ø XXX XXX YYY YYY
                        /
                              XXX XXX ØØØ ØØØ
        AND XX7700
                           Ø
                        1
                           X XXX XXØ YYY YYY
        TAD XXIMPl
                           X XXX ØYY YYY YXX
        RIL
                           X XØY YYY YYX XXX
        RIL
                        /
                           X XLY YYY YYX XXX
        TAD XXTMP2
                           L YYY YYY XXX XXX
        RCL
                        /
                        / ALL DONE AT LASTI
        JMP I XXBSW
                        / NIFTY CONSTANT
XX77ØØ, 77ØØ
/ THIS CONCLUDES THIS SET OF WONDERFUL PDY-8/E
/ INSTRUCTION SIMULATORS. I HOPE YOU HAVE
                         - GUY L. STEELE JR.
/ ENJOYED THEM.
```