DATA MULTIPLEXER DM01 INSTRUCTION MANUAL

DIGITAL EQUIPMENT CORPORATION . MAYNARD, MASSACHUSETTS

1st Printing September 1967 2nd Printing September 1968

Copyright © 1968 by Digital Equipment Corporation

٠

The following are registered trademarks of Digital Equipment Corporation, Maynard, Massachusetts:

DEC	PDP
FLIP CHIP	FOCAL
DIGITAL	COMPUTER LAB

CONTENTS

Chapter	Page	e
1	INTRODUCTION 1-1	
2	SCOPE	
3	OPERATION	
3.1	General	
3.2	Logic Operation	
3.2.1	Multiplexer Control (BS-D-DM01-0-2)	
3.2.2	Level Production from Multiplexer Control (BS-D-DM01-0-11) 3-3	
3.2.3	Data Address Line Selector (BS-D-DM01-0-4)	
3.2.4	Data Bits Line Selector (BS-D-DM01-0-3)	
4	INTERFACE	
5	POWER SUPPLY	
6	MAINTENANCE	
6.1	Preventive Maintenance	
6.1.1	Power Supply Checks	
6.2	Corrective Maintenance	
7	INSTALLATION	
7.1	Mounting	
7.2	Environmental Conditions	
7.3	Power Requirements	
8	SCHEMATICS	
8.1	Semiconductor Substitution	

TABLES

Table

6-1	Type 728 Power Supply Output Checks (Drawing CS-B-728)	6-1
8-1	Semiconductor Substitution	8-1

ILLUSTRATIONS

Figure

1-1	DM01 General Block Diagram	1-1
3-1	DM01 Data Break Signals	3-2
3-2	PDP-8 - DM01 Timing Diagram	3-3

CONTENTS (continued)

Figure		Page
8-1	Power Supply (CS-B-728)	8-2
8-2	Diode Gate (CS-B-B141)	8-2
8-3	Diode Cluster (RS-B-R002)	8-3
8-4	Dual Flip-Flop (RS-B-R202)	8-3
8-5	Inverter (CS-B-S107)	8-4
8-6	Diode Gate (CS-B-S111)	8-4
8-7	DC Carry Chain (RS-B-S181)	8-5
8-8	Dual Flip-Flop (CS-B-S202)	8-5
8-9	Clamped Loads (CS-B-W005)	8-6
8-10	Signal Cable Connector (RS-B-W021)	8-6
8-11	Pulse Amplifier (CS-B-W640)	8-7
8-12	Utilization Module List (UML-D-DM01-0-8)	8-9
8-13	Multiplexer Control (BS-D-DM01-0-2)	8-11
8-14	Level Production from Multiplexer Control (BS-D-DM01-0-11)	8-13
8-15	Data Address Line Selector (BS–D–DM01–0–4)	8-15
8-16	Data Bits Line Selector (BS–D–DM01–0–3)	8-1 <i>7</i>
8-17	DM01 Interconnecting Cable Diagram (IC-DM01-0-13)	8-19
8-18	I/O Connectors (BS-D-DM01-0-6)	8-21
8-19	Data Multiplexer Connectors (BS-D-DM01-0-5)	8-23

CHAPTER 1

This manual covers the maintenance of the data multiplexer, designated as Type DM01, now in production at the Digital Equipment Corporation of Maynard, Massachusetts.

The DM01 is essentially a switching device for use between the PDP-8^(®) and a maximum of seven peripheral or I/O devices, as shown in figure 1-1. The peripheral devices include high-speed magnetic tape systems, high-speed drum memories, and CRT display systems containing memory elements, all of which use the PDP-8 data break facility.



Figure 1-1 DM01 General Block Diagram

PDP is the registered trademark of the Programmed Data Processor manufactured by Digital Equipment Corporation of Maynard, Massachusetts.

CHAPTER 2 SCOPE

This manual provides complete maintenance data on the logic circuitry of the Data Multiplexer Type DM01. It details information on logical operation, interface characteristics and connections, and installation and mounting.

Uses of the levels and pulses produced by the peripheral devices and the PDP-8 are not covered in this manual. For further information on such signals, reference to the PDP-8 User's Handbook F-85 and instruction manuals of the specific peripheral devices is advised.

CHAPTER 3 OPERATION

3.1 GENERAL

The Data Multiplexer Type DM01, as noted, acts as a switch between the PDP-8 and a maximum of seven high-speed peripheral devices which use the data break facility.

Whenever a device using the data break facility requests a break, the device produces a number of signals. As figure 3–1 shows, only the signals from the selected peripheral device pass through the DM01 into the PDP-8.

3.2 LOGIC OPERATION

The following paragraphs describe the logic operation of the DM01 Data Multiplexer as it relates to the PDP-8 and the peripheral devices connected to it. (Each major heading references directly to an engineering drawing found in chapter 8 of this manual.)

3.2.1 Multiplexer Control (BS-D-DM01-0-2)

Figure 8-13 illustrates the logic control circuitry of the DM01 Data Multiplexer. Upon receipt of PDP-8 timing pulses and a BRK REQ (break request) level from the peripheral device requesting the data break, this control logic produces MPX, B ENABLE, and BRK REQ levels and ADD ACC (address accepted) pulse.

For ease in explanation, it is assumed the peripheral device producing the BRK REQ 1 level is requesting service. Similar operations occur when other peripheral devices request data breaks.

The timing diagram in figure 3-2 is used in conjunction with the multiplexer control description.

During the PDP-8 turn-on period, or whenever the operator presses the START key, POWER CLEAR pulses (-3v, 100-nsec pulses at a 10-kHz rate) clear the BREAK IN PROGRESS (figure 8-4), and the B ENABLE, and MPX flip-flops (figure 8-8). These pulses are accepted, and their function implemented, without the need for device selection through addressing.

All BRK REQ levels enter the DM01 through the R002 diode network (figure 8-3) at location B22 and S111 diode gate (figure 8-6) at B23. This circuitry is shown in the upper right corner of the drawing.

The ground BRK REQ 1 level is applied to terminal L of the above modules. The remaining input terminals are at -3v.

3-1



Figure 3–1 DM01 Data Break Signals

The -3v output of the S111 diode gate is inverted by the S107 module (figure 8-5) at location B32. The resulting BRK REQUEST ground level goes to the PDP-8 major state generator to signal the computer that a data transfer is to take place.

BRK REQ 1 is also applied to terminal E of the W005 clamped load (figure 8-9) at location B9 and shown across the middle of the drawing. The level enables the DCD gate associated with the set terminal of the MPX-1 flip-flop. The corresponding gate of the remaining MPX flip-flops is inhibited. PDP9/I T53

A PDP-8 T1 timing pulse sets the MPX-1 flip-flop, enabling the DCD gate connected to the set terminal of the B ENABLE 1 flip-flop. The ground level from the 1 side of the MPX-1 is applied to terminal F of the S181 dc carry chain (figure 8-7) at B12 and shown across the lower portion on the drawing. Through this operation, all MPX flip-flops that are less significant (to the right of) than MPX-1 are held in the 0 state. Because of this function, the peripheral device producing BRK REQ 1 is given priority over the less significant peripherals.



Figure 3-2 PDP-8 - DM01 Timing Diagram

A -3v level is present at K of the S111 module at B30 and also shown across the lower part of the drawing. When an ADDRESS ACCEPTED pulse arrives from the PDP-8, B ENABLE 1 is set and a -3v ADD ACC-1 pulse is generated.

The levels and pulses produced by multiplexer control are used by other circuits of the DM01, as covered in the following sections.

3.2.2 Level Production from Multiplexer Control (BS-D-DM01-0-11)

The logic circuitry of figure 8–14 uses the output levels of the MPX and B ENABLE flip-flops to produce levels and pulses for use by both the DM01 and the peripheral devices.

The logic element on the left side of the drawing consists of seven, 2-input, diode gateinverter-clamped load networks. The S111 diode gates at locations B6, B8, and B23 have paired inputs which form AND gates. One terminal of each gate is common, and is at -3v whenever a break is in progress.

Proceeding with the example, a -3v level from the set B ENABLE 1 flip-flop provides the level necessary to give the desired -3v B \cdot MPX 1 level from the W005 clamped load at B9.

The gated driver, made up of the S111 diode gates at A16, A17, and A18 and the W640 pulse converters (figure 8–11) at B29, A14, and A15 produce a –3v WCOV (word count overflow) pulse when suitable inputs are present. Because a –3v B ENABLE level is present, a –3v WCOV–1 pulse is produced when a –3v WCOV pulse arrives. The B • MPX 1 level and WCOV–1 pulse go to peripheral device 1.

The two paralleled inverters on the right side of the drawing produce levels that are used by DM01 selector networks. A -3v DB SEL DEV 1 level, which is used by the selector networks shown in figure 8-16 and discussed in section 3.2.4, is generated by applying a ground level from the B ENABLE 1 flip-flop to terminal H of the S107 diode gate at A12. The output is at terminal F at B4.

DA SBL DEV 1 is used by the logic circuitry of figures 8-15 and 8-16, and is explained in section 3.2.3. The level is produced by inverting the MPX-1 ground level present at terminal H of the S107 inverter at B5. The output is present at F, location A13.

3.2.3 Data Address Line Selector (BS-D-DM01-0-4)

The circuitry shown across the top of figure 8–15 serves to permit the 12-bit address from the peripheral device requesting the break to enter the PDP-8 memory address register. This is accomplished through a logical AND operation.

The terminals labeled E, H, K, M, P, S, and U of the B141 Module (figure 8-2) at location C1 receive the levels designated DA SEL DEV 0 through DA SEL DEV 6, respectively. The most significant data address bit from the peripheral devices is applied to terminals F, J, L, N, R, T, and V of module C1; the least significant is applied to module C12.

Continuing with the example, a -3v DA SEL DEV 1 level, applied to terminal H, provides one level needed by the AND gate. The data address bits, designated DAO-1 through DA11-1, are applied to the remaining terminal of the gate.

The output levels, DAO through DAll, which go to the PDP-8 memory address register, appear at the S107 inverter output at locations B7 and B15.

The logic circuitry across the lower part of the drawing functions in a similar manner. DA SEL DEV 1 enables the same terminal of each B141 Module.

A CYC SEL-1 level from peripheral device 1 is logically ANDed with DA SEL DEV 1 in the diode gate at C13. The output CYC SEL level, available at terminal R of the inverter at B15, goes to the PDP-8 major state generator.

The B141 diode gates at locations C14, C15, and C16 permit the extended memory address bits from peripheral device 1 to enter the PDP-8. The output levels, designated DAEX 1, DAEX 2, and DAEX 3, are available at the S107 inverter terminals F and D at B25 and T at B15, respectively.

3.2.4 Data Bits Line Selector (BS-D-DM01-0-3)

Data bits from the selected peripheral device reach the PDP-8 memory buffer register through the logic circuitry, made up of the B141 diode gates at locations C17 through C28, and illustrated across the top of figure 8-16.

This circuitry operates in the same manner as that used for data addressing; namely, DB SEL DEV 1 provides one level required by the gate string, and the data bits from peripheral device 1, designated DB0-1 through DB11-1, provide the remaining levels.

The 12-bit output, comprised of the bits labeled DB0 through DB11, are found at the S107 inverter outputs at locations B25 and B26.

An INCREMENT CA INHIBIT (+1 --- CA INH) level, which is used during 3-cycle breaks, is produced by ANDing the DB SEL DEV 1 and +1 --- CA INH levels.

Similarly, a DATA IN level, which specifies the data transfer direction, is produced by ANDing DA SEL DEV 1 with DATA OUT.

These two levels are terminated at pins N and R, respectively, of the S107 diode gate at location B32.

CHAPTER 4

INTERFACE

All interface connections to the DM01 are made at assigned module receptacle connectors at the back of the multiplexer. The interfacing between the PDP-8, DM01, and the peripheral devices is shown in the following figures:

Figure 8–17	DM01 Interconnecting Cable Diagram (IC-DM01-0-13)
Figure 8–18	I/O Connectors (BS-D-DM01-0-6)
Figure 8–19	Data Multiplexer Connectors (BS-D-DM01-0-5)

CHAPTER 5

POWER SUPPLY

A DEC Type 728 Power Supply (table 8-1) generates the voltage levels (+10 and -15 vdc) required for operation of the multiplexer.

Chapter 8 contains the schematic of this power supply and chapter 6, the output check data. The DEC System Modules Catalog (C-100) provides detailed information on the operational characteristics of the supply.

CHAPTER 6 MAINTENANCE

6.1 PREVENTIVE MAINTENANCE

The general preventive maintenance procedures provided in the PDP-8 Maintenance Manual (F-87) apply to the multiplexer control logic.

6.1.1 Power Supply Checks

Table 6-1 shows the output voltage checks needed for the Type 728 Power Supply used in this equipment. Perform the power supply checks described in table 6-1. Use a multimeter to make the output voltage measurements with the normal load connected, and an oscilloscope to measure the peak-to-peak ripple content on all dc outputs of the supply. The +10v and -15v supplies are not adjustable; therefore, if any output voltage or ripple content is not within specifications, consider the power supply defective and initiate troubleshooting procedures.

Measurement Terminals at Power Supply Output	Nominal Output (vdc)	Acceptable Output Range (v)	Maximum Output Current (a)	Maximum Peak-to-Peak Output Ripple (v)		
Red (+) to Yellow (-)	+10	+9.5 to +11.0	7	0.7		
Yellow (+) to Blue (-)	-15v	-14.5 to -16.0	8	0.7		

TABLE 6-1TYPE 728 POWER SUPPLY OUTPUT CHECKS
(Drawing CS-B-728)

6.2 CORRECTIVE MAINTENANCE

The simplicity of the system and the logic description provided in this document permit the use of standard troubleshooting techniques for isolating the trouble quickly and efficiently. For economical maintenance under most conditions, replace the inoperative module with one from spares and return the defective module to DEC for repair or replacement.

CHAPTER 7

INSTALLATION

7.1 MOUNTING

The DM01 Data Multiplexer is 10-1/2 inches high, and is designed for mounting in a standard 19-inch-wide rack.

7.2 ENVIRONMENTAL CONDITIONS

No special environmental conditions are required for proper operation of the DM01. Ambient temperature may vary between 32° and 130° F (0° and 55° C).

7.3 POWER REQUIREMENTS

The DM01 obtains its primary power from a Type 728 Power Supply.

CHAPTER 8

SCHEMATICS

The following pages contain schematics of all modules used in the DMOI Data Multiplexer.

8.1 SEMICONDUCTOR SUBSTITUTION

Standard EIA components specified in table 8-1 can replace the majority of DEC semicondustors used in modules of the data multiplexer and shown in the schematic section of this publication. Exact replacement is recommended for semiconductors not listed.

DEC	EIA
D662	1 N645
D664	1N3606
DEC3009A	2N3009
2N3605	same
DEC3639	2N3639
DEC3639-1	2N3639

TABLE 8-1 SEMICONDUCTOR SUBSTITUTION



Figure 8-1 Power Supply (CS-B-728)



UNLESS OTHERWISE INDICATED: RESISTORS ARE 1/4W; 5% DIODES ARE D664 TRANSISTORS ARE DEC 3639-1

Figure 8-2 Diode Gate (CS-B-B141)



Figure 8-3 Diode Cluster (RS-B-R002)



Figure 8-4 Dual Flip-Flop (RS-B-R202)



Figure 8-5 Inverter (CS-B-S107)



Figure 8-6 Diode Gate (CS-B-S111)



Figure 8-7 DC Carry Chain (RS-B-S181)



Figure 8-8 Dual Flip-Flop (CS-B-S202)



Figure 8-9 Clamped Loads (CS-B-W005)



Figure 8-10 Signal Cable Connector (RS-B-W021)



Figure 8-11 Pulse Amplifier (CS-B-W640)

32 ₩821	0F 9(1) 0F 1(1) 0F 2(1) 0F 2(1) 0AEX (1-3) 6	51 0 7	BRK REQ B ENABLE g-6 CLR SET SET	MPX(1) 8-6 1 → CA	DATA-OUT	ļ			
31	DB(9-11) 6 6 6 6 6 1→10 1→10 1 1→10 1 1 1→10	1115	ADD ADD	ACC 4	ADD ACC 5	ľ		1284	06 0(1) 06 1(1) 06 2(1) ADD (1-3) (1-3)
30	(a-a) (a-a)) (a-a) (a-a))) (a-a)) (a-a)) (a-a)) (a-a)) (a-a)) (a-a))) (a-a)) (a-a)) (a-a))) (a-a))) (a-a))) (a-	IIIS	ADD ACC 9 ADD	+CC -	ADD ACC 2	6111	DATA, OUT	1821	08(9-11) 4 1 vc SeL u 1NH u wcov-u
29 1121	UA(9−11) BRK REQ 6 UATA 0U17 8 A 1 - 0 A0D ACC 6 INC M 8 INC M 8	81t9M	ADD ACC 6	ę	NCOV	Biki	5 1 H -	N921	
28	DA(6	AGIR	AGO ACC 3 ADD	ACC II	ADD ACC 5	BI41	08 11 DE V(8-6)	WG21	DA(9-1)) 4 BRK RED 4 JATA-DUT4 B MPX 4 ADD ACC 8 TNC MB
27	DF 9(1) DF 1(1) DF 2(1) DF 2(1) DAEX. (1-3) \$	1648	ADD ACC 9 ADD	+ CC +	ADD ACC 2	BI AI	DB 18 DEV(&-6)	M021	
26	DB(9-11) 5 1→CA NHH 1→CA NHH 1→CA NHH	5107	08 2 08 2 08 2	8 8	88 88	Blat	DB 9 DEV(#-6)	16 21	DF B(+) DF 1(1) DF 2(1) ADD (1:3) (1:3)
25	118(1-8) 118(1-	2187	DAEX 2 DAEX 1 DB g	38 - 1 38 2 1	E 18	14178	DB 8 DEV(#-6)	1621	BB(9-11) 3 3 11 - x CA HCOV 3 HCOV 3
24	DA(9-11) 5 5 0ATA QUT 5 5 1 S S S S S S S S S S S S S S S S S S S	1002		-		BIUL	DB 7 DEV(8-6)	1285	3 3 3
23	DA(8-8) 5	1115	ADD ACC-6 BRK	REQ	B MPX 6	8141	DB 6 DEV(4-6)	M021	DA(9-11) 3 BBKK REQ 3 BATA QUT3 B DAC 3 INC MB INC MB
22		RGG2 RDV	BRK REQ 2 3 BRX REQ 1-5 BRK	8EQ 6		ВЦИ	08 5 DEV(8-6)	40 21	(8- 6 4) YC
51		52.02	MPX 6	8	9	1718	188 4 DEV (#-6)	H021	0F 6(L) 9F 1(E) 9F 2(L) ADB (1 3) (1 3)
20		52 9 2	нгх 5		5	1418	DIEY (8 -6)	M021	18(9-11) 2 2 11 → CA 4004-2 4004-2
19 19282	IN I	5582	H X dH		14 MB LF	11:18	DB 2 DFV(#~6)	M921	DB((#-8)) 2
81	KCOV -6 BREAK	52 6 2	HPX 3	8	3	BINI	08 1 06 (8-6)	1021	DA(9-11) 2 BBK REQ 2 DATA CU12 B MTA CU12 B MTA CU12 DATA CU12 DATA CU12 DATA CU12 B MTA
17	КСОР - 3 - 4 - 6 - 6 - 6	52 6 2	HPX 2	8	2	11118	08 g 05 (g-6)	128M	114(8 -8)
16 811	КСОЙ - Б - СОЙ - СОЙ - 2	5282	і хан	5	-	1 k l H	DAEX 1	1264	DF Ø(1) DF 1(1) DF2 (1) ADD EXT-1 (1-3)
15 weige	кой -5 -6 -6	2015			CYC SEL	8141	DAEX 2	1288	BB(9-11) 1 1 1 → CA 1 MH-1 MCOV:1
14 visug	исач - 2 Ксоч - 3 Мсоч - 4	282S	Ø XdM	8	ENABLE	1418	UAEX 3	1201	(8-#)80 80
13	04 SEL 04 SEL 04 SEL 06 SEL 06 SEL 06 SEL 06 SEL 06 SEL 06 SEL	SIGZ BARIE	B ENABLE B ENABLE 2 B ENABLE 3 3 5 ENABLE	t B ENABLE	B ENABLE	BIHI	CYC SEL	1384	04(9-11) 1 BRK REQ 1 BRK A BUT 1 BATA OUT 1 BATA OUT 1 BATA OUT 1 BATA OUT 1 BATA OUT
12	08.551 08.551 08.551 08.551 08.551 06.93 06.551 08.551 06.551 06.551 06.551	5181		PRIORITY		9141	0A 11 DEV(9-6)	M021	D.A.(8-6)
11	DF 8(1) DF 2(1) DF 2(1) AD0 EXT (-3	46 65		2	,	BIHI	DA 15 DEV(8-6)	1201	bF 0(1) DF 1(1) DF 2(1) ADD (1-3)
0	08 94-11 1→C SEL 1→C SEL 1×00W	201S .	B MPX G B MPX I B MPX I B MPX 2	B MPX II	B MPX 5 B MPX 6	BIU	0.4 9 0.64(8-6)	1384	108(9-11) 8 GCC SEL- 11→ CA 11H -9 LCOV-19
6	20 CT	NBB2		2		11(18	0.4 8 DEV(&-6)	1284	ିକ କାଷ୍ଣ କେ ପ
8	DA 9-11 BEK REQ DATA OUT ADD, ACC TNC AB	SILL	8 X 3 3	MPX 4	" " "	1418	DA 7 DEV(8-6)	1021	IA (9-11) - BR REQ 8 BR REQ 8 DATA OUTS B MPX 9 ADD ACC 9 INC MB
7	4 0 E	Sig7	DA 1 DA 1	6 4 3	0¥ 2	8141	DA 6 DEV(8-6)	1821	(8-8)) / (1
6 1982 I	IN 9-11 SKIP INT INK(1) AG CLEAR	1115	a x a	Хан	MPX 2	8141	0.4 5 DEV(.8-6;	¥821	H 9-11 SKIP INT RUN(1) AC CLEAR
5 1951	8) 19. 2. 	2815	o – ~ ~	=	e o	8141	0 4 0 EV(8-6	1201	۵۵ فر ۲
4		51 9 7	28 SEL 0EV 4 0EV 4 0EV 1 08 SEL 08 SEL 06 SEL	DEV 3 DB SEL REV 4	08 SEL DEV 5 08 SEL DEV 6	8141	0.4 3 0.6 (9. 6)	MB21	 • अस्त
3	4 8 8 8	5683	SET EMABLE P 6 SET SET	9-6	SET MPX(0) 0-6	6141	0Å 2 DEV(J -6)	WB21	6-0 848
2	BAC 9-11 10P 1 10P 2 10M 4 T1 4 P¥R CLR	5197	MPX 8 MPX 1 MPX 2 MPX 3	h XJM	MPX 5 MPX 6	Bitt	DA 1 DFV(8-5)	1921	84C 9-11 10P 1 11P 2 11P 2 111
1 1821	84C 8-8					8141	DA Ø DEV(B-6)	N021	S S S S S S S S S S S S S S S S S S S
	A		ť)			()		Ω

Figure 8-12 Utilization Module List (UML-D-DM01-0-8)





8-13



Figure 8-15 Data Address Line Selector (BS-D-DM01-0-4)



Figure 8-16 Data Bits Line Selector (BS-D-DM01-0-3)



Figure 8-17 DM01 Interconnecting Cable Diagram (IC-DM01-0-13)

DM01 DATA MULTIPLEXER



Figure 8-18 I/O Connectors (BS-D-DM01-0-6)



8-23