


pdp8/e

pdp8/f & pdp8/m

processor maintenance manual volume 1



digital

pdp8/e, pdp8/f & pdp8/m

**MAINTENANCE MANUAL
VOLUME 1**

For additional copies order No. DEC-8E-HMM1A-D-D from Direct Mail, Digital
Equipment Corporation, Maynard, Massachusetts 01754 Price: \$25.00

digital equipment corporation • maynard. massachusetts

1st Edition, April 1971
2nd Printing, March 1972
3rd Printing, August 1972
4th Printing, October 1972
2nd Edition, December 1972
6th Printing, February 1973
7th Printing (Rev) September 1973

Copyright © 1971, 1972, 1973 by Digital Equipment Corporation

The material in this manual is for informational purposes and is subject to change without notice.

The following are trademarks of Digital Equipment Corporation, Maynard, Massachusetts:

DEC	PDP
FLIP CHIP	FOCAL
DIGITAL	COMPUTER LAB

CONTENTS

	Page
CHAPTER 1 INTRODUCTION AND DESCRIPTION	
1.1	Purpose of Manual 1-1
1.2	Description 1-2
1.2.1	Functional Description 1-5
1.2.2	Physical Description 1-6
1.3	Technical Characteristics 1-6
CHAPTER 2 INSTALLATION	
2.1	Site Considerations 2-1
2.1.1	Power Source 2-2
2.1.2	I/O Cabling Requirements 2-2
2.1.3	Fire and Safety Precautions 2-2
2.2	Installation 2-3
2.2.1	Unpacking 2-3
2.2.1.1	Individual Containers 2-3
2.2.1.2	Cabinet-Mounted Containers 2-4
2.2.2	Inspection 2-4
2.2.3	ac Power Check 2-5
2.2.4	Module Check 2-5
2.2.5	Initial Operating Check 2-7
2.2.6	Teletype Unpacking, Assembly, and Initial Check 2-7
2.3	Acceptance Test 2-8
CHAPTER 3 PRINCIPLES OF OPERATION	
3.1	Introduction 3-1
Section 1 – System Introduction	
3.2	PDP-8/E Basic System 3-2
3.2.1	OMNIBUS 3-2
3.2.2	Timing Generator (M8330) 3-3
3.2.3	Memory (MM8-E) 3-3
3.2.4	Register Control (M8310) 3-3
3.2.5	Major Registers (M8300) 3-3
3.2.6	Power Supply (H724) 3-4
3.2.7	Bus Loads (M8320) 3-4
3.2.8	Teletype Control (M8650) 3-4
3.2.9	Programmer's Console (KC8-EA) 3-4
3.2.10	RFI Shield (M849) 3-4
3.2.11	Options 3-4
3.2.12	Signal Finder 3-4
3.3	Data Paths 3-8

CONTENTS (Cont)

	Page
3.3.1	Basic Transfer Control Signals 3-9
3.4	Processor Basic Timing 3-12
Section 2 – System Flow Diagrams	
3.5	Processor Major States Flow 3-13
3.6	Start-Up Flow Diagram 3-14
3.7	Stop Flow Diagram 3-16
3.8	Direct Memory Access (DMA) State Flow Diagrams 3-16
3.8.1	Load Address Flow Diagram 3-16
3.8.2	Deposit/Examine Flow Diagram 3-18
3.8.2.1	Examine or Deposit Common Events 3-18
3.9	Fetch State Instruction Flow Diagram 3-22
3.9.1	Common Events During FETCH 3-22
3.9.2	Group 1 Operate Microinstructions Flow Diagram 3-25
3.9.2.1	Data Paths 3-25
3.9.2.2	Basic Instructions 3-25
3.9.2.3	Combining Group 1 Microinstructions 3-27
3.9.3	Group 2 Operate Microinstructions Flow Diagram 3-27
3.9.3.1	Data Path 3-29
3.9.3.2	Basic Group 2 Instructions 3-29
3.9.3.3	Combining Group 2 Microinstructions 3-30
3.9.4	Group 3 Operate Microinstructions 3-30
3.9.4.1	Data Paths 3-30
3.9.4.2	Basic Group 3 Instructions 3-32
3.9.5	I/O Transfer Flow Diagram 3-32
3.9.6	Programmed Interrupt System Flow Diagrams 3-34
3.9.6.1	Check Interrupt Request Line (SRQ) Instruction Flow Diagram 3-37
3.9.6.2	Turn On Interrupt (ION) System 3-39
3.9.7	JUMP Instruction 3-39
3.10	Defer State Instruction Flow Diagram 3-41
3.11	Execute State Instruction Flow Diagram 3-43
Section 3 – Timing Generator	
3.12	Timing Generator, General Description 3-47
3.13	Timing Generator, Functional Description 3-47
3.14	Basic Timing Operation 3-48
3.15	Timing Shift Register 3-48
3.16	Power-On Preset Control 3-51
3.17	Slow/Fast Control 3-53
3.18	Timing Diagram 3-54
3.19	Processor Timing 3-54
3.20	Memory Timing 3-56
3.21	I/O Timing Control 3-57

CONTENTS (Cont)

	Page
Section 4 – Memory System	
3.22	Memory System, General Description 3-60
3.23	Memory System, Functional Description 3-60
3.24	Memory System, Detailed Theory 3-62
3.25	Core Memory 3-62
3.25.1	Hysteresis Loop 3-62
3.25.2	X/Y Select Lines 3-62
3.25.3	READ Operation 3-62
3.25.4	WRITE Operation 3-64
3.25.5	Magnetic Core In Two-Dimensional Array 3-64
3.25.6	Assembly of 12-Stacked Core Mats 3-66
3.25.7	Physical Orientation of Core Memory 3-66
3.26	Core Selection System 3-66
3.26.1	Organization of X/Y Drivers and Current Source 3-67
3.26.2	X- and Y-Current Sources 3-72
3.26.3	Bias Driver 3-73
3.26.4	Power Fail Circuitry 3-73
3.26.5	Core Selection Decoders 3-73
3.26.6	Address Decoding Scheme 3-73
3.26.7	Operation of Diodes 3-75
3.26.8	Operation of Selection Switches 3-75
3.26.9	Operation of the Core Selection System 3-78
3.27	Sense/Inhibit Function 3-79
3.27.1	Sense/Inhibit Line 3-79
3.27.2	READ Operation 3-82
3.27.3	WRITE Operation 3-82
3.27.4	Field Select Control Logic 3-82
3.27.5	Inhibit Control Logic 3-82
3.27.6	Memory Register Enable Logic 3-83
3.27.7	READ/WRITE Control Logic 3-83
3.27.8	Strobe Control Logic 3-84
3.27.9	Sense Amplifiers 3-84
3.27.10	Memory Register 3-86
3.27.11	Inhibit Driver Load Gates 3-86
3.27.12	Inhibit Drivers 3-88
3.27.13	Current Control Circuit 3-89
3.27.14	-7V Supply and Slice Control Circuits 3-89
3.28	Memory Transfer Control Logic 3-89
3.28.1	Transfer Control During FETCH, DEFER, or EXECUTE States 3-89
3.28.2	DMA State, Manual Operation Transfer Control 3-89
3.28.3	DMA State, Data Break Operation 3-91

CONTENTS (Cont)

	Page
Section 5 – Central Processor	
3.29	Central Processor, General Description 3-92
3.30	Central Processor, Functional Description 3-92
3.31	Front Panel Operations 3-93
3.32	KC8-M Operator's Panel 3-93
3.33	Programmer's Console, General Description 3-95
3.33.1	KC8-EA Programmer's Console 3-96
3.33.1.1	Manual Operation 3-96
3.33.1.2	Display 3-102
3.33.2	KC8-FL Programmer's Console 3-106
3.33.2.1	Manual Operation 3-106
3.33.2.2	Display 3-114
3.34	Major Register Gating, Block Diagram Description 3-117
3.34.1	Major State Register 3-119
3.34.2	Instruction Register 3-122
3.35	Source Control Signals 3-123
3.35.1	Register In Enable Signals 3-123
3.35.2	Data Line Enable Signals 3-127
3.35.3	Data Enable Signals 3-128
3.36	Route Control Signals 3-130
3.36.1	Carry In Logic 3-130
3.36.2	Shift Control Signals 3-132
3.37	Destination Control Signals 3-135
3.37.1	MB LOAD L 3-135
3.37.2	AC LOAD L 3-135
3.37.3	PC LOAD L 3-136
3.37.4	CPMA LOAD L 3-137
3.38	Skip Logic 3-138
3.39	Link Logic 3-140
3.40	MQ Register Logic 3-144
Section 6 – I/O Transfer Logic	
3.41	Programmed I/O Transfer Logic 3-146
3.41.1	Programmed I/O Transfer Gating and Control Logic 3-146
3.41.2	I/O PAUSE L, BUS STROBE L, INT STROBE Logic 3-146
3.41.3	IOT Skip Logic 3-149
3.41.4	Processor IOT Logic 3-149
3.42	Program Interrupt Logic 3-151
3.42.1	Interrupt On/Off Logic 3-151
3.42.2	Interrupt Skip Logic 3-152
3.42.3	Get/Return Interrupt Flags Logic 3-152
3.43	Data Break Transfer Control Logic 3-154

CONTENTS (Cont)

	Page
Section 7 – Console Teletype Control, KL8-E	
3.44	Teletype Control, General Description 3-157
3.45	Teletype Control, Functional Description 3-157
3.46	Teletype Control, Detailed Logic 3-159
3.46.1	Address Selection Logic 3-159
3.46.2	Interrupt Control Logic 3-160
3.46.3	Operations Decoder Logic 3-160
3.46.4	RCVR Flag 3-162
3.46.5	Transmitter Flag 3-164
3.46.6	TTI Buffer and Control 3-164
3.46.7	Teletype Control Clock 3-167
3.46.8	TTO Buffer and Control 3-167
Section 8 – Power Supplies	
3.47	PDP-8/E Power Supply 3-172
3.47.1	Primary Network 3-172
3.47.2	+8 Vdc Power Supply 3-173
3.47.3	+15 Vdc Power Supply 3-173
3.47.4	- 15 Vdc Power Supply 3-174
3.47.5	+5 Vdc Power Supply 3-174
3.47.6	dc Voltage Monitor Circuit 3-174
3.47.7	Overvoltage Protection 3-176
3.48	PDP-8/F and PDP-8/M Power Supply 3-177
3.48.1	Input Circuit 3-177
3.48.2	+15 Vdc Power Supply 3-177
3.48.3	+5 Vdc Power Supply 3-177
3.48.4	- 15 Vdc Power Supply 3-180
3.48.5	Voltage Monitor Circuit 3-180
CHAPTER 4 MAINTENANCE	
Section 1 – Preparation for Maintenance	
4.1	Equipment 4-1
4.2	Programs 4-1
4.2.1	TTY Receiver Test 4-1
4.2.2	TTY Transmitter Test 4-3
4.2.3	Echo Test 4-3
4.2.4	Print Test 4-3
4.2.5	Deposit SR into Corresponding Address 4-4
4.2.6	4K Core Transfer (8K or more systems only) 4-4
4.2.7	Write All Zeros 4-4

CONTENTS (Cont)

	Page
Section 2 – Preventive Maintenance	
4.3	Preventive Maintenance Inspections 4-5
4.4	Scheduled Maintenance 4-5
4.4.1	Weekly Preventive Maintenance Schedule 4-6
4.4.2	The Importance of a Preventive Maintenance Schedule 4-6
Section 3 – Corrective Maintenance	
4.5	Maintenance Procedures 4-7
4.5.1	Preliminary Investigation 4-7
4.5.2	System Troubleshooting 4-7
4.5.3	Logic Troubleshooting 4-9
4.5.4	Circuit Troubleshooting 4-10
4.5.5	Repairs and Replacements 4-12
4.5.6	Validation Tests 4-14
4.5.7	Log Entry 4-14
4.6	CPU Troubleshooting 4-14
4.7	Memory Troubleshooting 4-14
4.7.1	Memory Resistance Checks 4-16
4.7.2	Memory Circuit Variables 4-20
4.7.3	Field Select Jumpers 4-21
4.7.4	Strobe Adjustment 4-21
4.7.5	Slice Level 4-21
4.7.6	X/Y Current Control (G227) 4-21
4.7.7	Temperature Tracking 4-22
4.7.8	Inhibit Current 4-22
4.7.9	Strobe Setting Procedure 4-22
4.8	H724 Power Supply Troubleshooting Procedures 4-23
4.8.1	Overcurrent Protection 4-25
4.8.2	Hold-Up Time 4-25
4.8.3	Thermal Protection 4-25
4.8.4	Contact Protection 4-25
4.8.5	Input Switching 4-25
4.8.6	Power ON-OFF Switch Adjustment 4-25
4.8.7	Parallel Operation 4-25
4.8.8	Large Configuration 4-26
4.9	H740 Power Supply Troubleshooting Procedures 4-26
4.9.1	Troubleshooting Rules and Precautions 4-26
4.9.2	Troubleshooting Chart 4-26
Section 4 – Teletype Maintenance	
4.10	Special Tools 4-28
4.11	Programs 4-28

CONTENTS (Cont)

	Page
Section 5 – Preventive Maintenance Procedures	
4.12	Preventive Maintenance 4-29
4.12.1	Weekly Tasks 4-29
4.12.2	Preventive Maintenance Tasks 4-29
Section 6 – Corrective Maintenance	
4.13	Corrective Maintenance Procedures 4-31
Section 7 – I/O Cable Troubleshooting	
4.14	I/O and Break Cables 4-33
Section 8 – Special Troubleshooting Procedures	
4.15	Test Clock (M499) 4-34
Section 9 – Preparation for Reshipment	
4.16	Reshipment 4-35
CHAPTER 5 SPARE PARTS	
5.1	Introduction 5-1
5.2	PDP-8/E Spares 5-1
5.2.1	PDP-8/E First-Level Spares 5-1
5.2.2	PDP-8/E Second-Level Spares 5-2
5.2.3	H724 Power Supply Recommended Spare Components 5-4
5.3	PDP-8/F and PDP-8/M Spares 5-5
5.3.1	PDP-8/F First-Level Spares 5-5
5.3.2	PDP-8/M First-Level Spares 5-5
5.3.3	PDP-8/F and PDP-8/M Second-Level Spares 5-6
5.3.4	H740 Power Supply Recommended Spares 5-8
5.4	33 ASR Teletype Spares 5-9
APPENDIX A IC DESCRIPTIONS	
A.1	DEC 7474 and 74H74 ICs A-1
A.2	DEC 74H87 IC A-1
A.3	DEC 7483 IC A-1
A.4	DEC 7495 IC A-5
A.5	DEC 8235 IC A-5
A.6	DEC 8251 IC A-5
A.7	DEC 8266 IC A-9
A.8	DEC 8271 IC A-9
A.9	DEC 74151 and 74153 ICs A-12

CONTENTS (Cont)

		Page
A.10	DEC 723C IC	A-12
A.11	DEC 1540G IC	A-12
A.12	DEC 7493 IC	A-12
A.13	DEC 709C IC	A-16
A.14	DEC 7475 IC	A-16
A.15	DEC 7490 IC	A-18
A.16	DEC 7470 IC	A-18
A.17	DEC 9318 IC	A-20
A.18	DEC 74194 IC	A-21
A.19	DEC 74123 IC	A-21
A.20	DEC 74197 IC	A-24

APPENDIX B OMNIBUS SIGNAL LOCATOR

ILLUSTRATIONS

Figure No.	Title	Page
1-1	PDP-8/E Processor, Table-Top Model	1-3
1-2	PDP-8/E Processor, Rack-Mounted Model	1-3
1-3	PDP-8/F Computer	1-4
1-4	PDP-8/M Computer	1-4
1-5	Basic Computer, Functional Block Diagram	1-5
1-6	PDP-8/E Processor Without Cover	1-6
2-1	Rack-Mounted and Table-Top Models	2-3
3-1	PDP-8/E Simplified Block Diagram	3-2
3-2	Basic Data Paths	3-9
3-3	Processor Timing States (Slow Cycle)	3-12
3-4	PDP-8/E Major State Flow Diagram	3-13
3-5	Start-Up/Stop Flow Diagram	3-15
3-6	Manual ADDR LOAD/EXTD LOAD	3-17
3-7	Deposit/Examine Flow Diagram	3-20
3-8	FETCH State Flow Diagram	3-24
3-9	GROUP 1 Operate Microinstructions (1 Cycle)	3-26
3-10	GROUP 2 Operate Microinstructions (1 Cycle)	3-28
3-11	Group 3 Operate Microinstructions (1 Cycle)	3-31
3-12	I/O Transfer Flow Diagram	3-33
3-13	Programmed Interrupt System Flow Diagram	3-35
3-14	Check Interrupt Request Line Instruction Flow Diagram	3-38
3-15	Turn On Interrupt (ION) System Flow Diagram	3-40
3-16	Direct JUMP Instruction Flow Diagram	3-41
3-17	DEFER State Instruction Flow Diagram	3-42
3-18	EXECUTE State Instruction Flow Diagram	3-44

ILLUSTRATIONS (Cont)

Figure No.	Title	Page
3-19	Timing Generator, Block Diagram	3-47
3-20	Simplified Timing Shift Register Operation	3-48
3-21	DEC 74194 Shift Register Logic	3-49
3-22	Timing Shift Register, Simplified Version	3-50
3-23	Register Composite Logic Signal Timing Diagram	3-51
3-24	Power-On Preset Control Logic	3-52
3-25	Slow/Fast Control Logic	3-54
3-26	Memory and Processor Signals, Timing Diagram	3-55
3-27	Processor Timing Signal Logic	3-56
3-28	Memory Timing Signal Logic	3-57
3-29	I/O Timing Control Logic	3-58
3-30	Memory and Processor Timing I/O Interrupt	3-59
3-31	Memory System Functional Flow Diagram	3-60
3-32	Memory Cycle Timing	3-61
3-33	Memory System Block Diagram	3-63
3-34	Magnetic Core	3-64
3-35	Magnetic Core Hysteresis Loop	3-64
3-36	Three-Wire Memory Configuration	3-65
3-37	Memory Stack Layout (Core Orientation)	3-67
3-38	Memory Stack X, Y Windings	3-68
3-39	Selection System Functional Block Diagram for Write Current of X Rows	3-69
3-40	Read/Write Current Paths	3-70
3-41	X- and Y-Drivers and Current Source	3-71
3-42	X-Current Source	3-72
3-43	Y-Current Source	3-72
3-44	Bias Driver	3-74
3-45	Power Fail Circuit	3-74
3-46	Decoding Relationships	3-75
3-47	Organization of Planar Stack Diode Matrix for X Select Lines	3-78
3-48	Operation of Selection Switches	3-79
3-49	Operation of X/Y Selection Switches	3-80
3-50	READ/WRITE Operation, Simplified Diagram (Bit 0)	3-81
3-51	Field Select Control Logic	3-83
3-52	Inhibit Control Logic	3-83
3-53	Memory Register Enable Logic	3-84
3-54	READ/WRITE Control Logic	3-84
3-55	Strobe Control Circuit	3-85
3-56	Sense Amplifiers	3-86
3-57	Memory Register	3-87
3-58	Inhibit Driver Load Gates	3-87
3-59	Inhibit Drivers	3-88
3-60	Current Control	3-90

ILLUSTRATIONS (Cont)

Figure No.	Title	Page
3-61	-7V Supply and Slice Control Circuits	3-90
3-62	Memory Transfer Control Logic (FETCH, DEFER, or EXECUTE)	3-91
3-63	Memory Transfer Control Logic, DMA State (Manual Operation)	3-91
3-64	Block Diagram, Central Processor Unit	3-92
3-65	KC8-M Operator's Panel Logic	3-94
3-66	PDP-8/M Panel Lock Wiring	3-95
3-67	Programmer's Console, Block Diagram	3-96
3-68	Manual Operation Function, Flow Diagram	3-96
3-69	Switch Register Control Logic	3-97
3-70	LOAD and EXTD LOAD Keys	3-99
3-71	DEP Key Logic	3-101
3-72	EXAM Key Logic	3-101
3-73	CONT Key Logic	3-102
3-74	CLEAR Key Logic	3-102
3-75	SING STEP and HALT Switch Logic	3-102
3-76	Display Logic	3-103
3-77	Data Bus Display Control Signals	3-105
3-78	Enable Circuit	3-105
3-79	DATA ENABLE/IND SELECT	3-105
3-80	Pulse Processor and Delay Network, Schematic	3-107
3-81	Switch Register Control Logic	3-108
3-82	Operating Keys, Enable Signal Logic	3-109
3-83	Operating Keys, Control Signal Logic	3-111
3-84	SING STEP and HALT Switches	3-113
3-85	Display Logic	3-115
3-86	Data Bus Display Control Signals	3-116
3-87	Major Registers and Gating, Block Diagram	3-117
3-88	Major State Register Logic	3-120
3-89	IR Decoder Logic	3-123
3-90	Register In Enable Logic	3-125
3-91	Data Line Enable Logic	3-127
3-92	Data Enable Logic	3-129
3-93	Carry In Logic	3-130
3-94	Shift Logic	3-132
3-95	MB LOAD L Logic	3-135
3-96	AC LOAD L Logic	3-136
3-97	PC LOAD Logic	3-137
3-98	CPMA LOAD Logic	3-137
3-99	Skip Logic	3-139
3-100	Link Logic	3-141
3-101	MQ Logic	3-144
3-102	MQ Gating Control Logic	3-145

ILLUSTRATIONS (Cont)

Figure No.	Title	Page
3-103	Major Register Gating (Bit 0) and Control Signal Logic, Programmed I/O Transfer	3-147
3-104	I/O PAUSE L, BUS STROBE L, and INT STROBE Logic	3-148
3-105	IOT Skip Logic (M8310)	3-150
3-106	Processor IOT Logic	3-150
3-107	Interrupt On/Off Logic	3-151
3-108	Interrupt Skip Logic	3-152
3-109	Get/Return Interrupt Flags Logic	3-153
3-110	Processor, Data Break Transfer Control	3-155
3-111	Teletype Control, Functional Block Diagram	3-158
3-112	Address Selection, Logic Diagram	3-160
3-113	Operations Decoder, Logic Diagram	3-161
3-114	Operations Decoder, Timing Diagram	3-162
3-115	RCVR Flag	3-164
3-116	Transmitter Flag	3-164
3-117	TTI Buffer and Control, Logic Diagram	3-165
3-118	TTI Timing	3-168
3-119	Teletype Control Clock, Logic Diagram	3-169
3-120	TTO Buffer and Control	3-170
3-121	TTO Buffer and Control Timing	3-171
3-122	H729 Power Supply Primary Network	3-172
3-123	+8 Vdc Power Supply	3-173
3-124	+15 Vdc Power Supply	3-174
3-125	- 15 Vdc Power Supply	3-175
3-126	+5 Vdc Power Supply	3-175
3-127	dc Voltage Monitor	3-176
3-128	H740 Power Supply Input Circuit	3-178
3-129	+15 Vdc Power Supply	3-179
3-130	+5 Vdc Power Supply	3-179
3-131	- 15 Vdc Power Supply	3-180
3-132	Voltage Monitor Circuit	3-181
4-1	System Troubleshooting Flow Chart	4-8
4-2	IC Location	4-11
4-3	IC Pin Location	4-11
4-4	Memory Troubleshooting Flowchart	4-15
4-5	Memory Waveforms	4-20
4-6	Setting of Strobe	4-22
4-7	H724 Power Supply	4-24
4-8	Teletype Signal Waveform and Bit Relationship for the Character "U"	4-32
A-1	DEC 7474 and 74H74 IC Illustrations	A-2
A-2	DEC 7474 IC; Redefined Functional Logic Symbol	A-2
A-3	DEC 74H87 IC Illustrations	A-3
A-4	DEC 7483 IC Illustrations	A-4

ILLUSTRATIONS (Cont)

Figure No.	Title	Page
A-5	DEC 7495 IC Illustrations	A-6
A-6	DEC 8235 IC Illustrations	A-7
A-7	DEC 8251 IC Illustration	A-8
A-8	DEC 8266 IC Illustrations	A-10
A-9	DEC 8271 IC Illustrations	A-11
A-10	DEC 74151 IC Illustrations	A-13
A-11	DEC 74153 IC Illustrations	A-14
A-12	DEC 723C IC Illustrations	A-15
A-13	DEC 1540G IC Illustrations	A-15
A-14	DEC 7493 IC Illustrations	A-16
A-15	DEC 709C IC Illustrations	A-17
A-16	DEC 7475 IC Illustrations	A-18
A-17	DEC 7490 IC Illustrations	A-19
A-18	DEC 7470 Illustrations	A-20
A-19	DEC 9318 IC Illustrations	A-21
A-20	DEC 74194 IC Illustrations	A-22
A-21	DEC 74123 IC Illustrations	A-23
A-22	DEC 74123 IC Output Pulse width vs. External Timing Capacitance . . .	A-23
A-23	DEC 74197 Logic Diagram	A-24
A-24	DEC 74197 Truth Table and Pin Locator	A-25

TABLES

Table No.	Title	Page
1-1	PDP-8/E Technical Characteristics Summary	1-7
2-1	Summary of Installation Functions	2-1
2-2	Jumpers	2-6
2-3	Recommended Module Installation Order	2-6
2-4	Acceptance Tests	2-9
3-1	Signal Finder	3-5
3-2	Basic Transfer Control Signals	3-10
3-3	Core Selection Decoding Scheme	3-76
3-4	KC8-FL CONTROL/ENABLE Signals	3-112
3-5	Register In Enable Signals	3-124
3-6	Data Enable Signals	3-128
3-7	Shift Control Operation	3-134
3-8	Link Logic Gating Levels	3-143
3-9	Programmed I/O Transfer Control Signals, Major Register Gating	3-148
3-10	OMNIBUS and Source Control Signal States, Data Break Transfer Gating .	3-154
3-11	Operations Decoder Functions	3-163
4-1	Maintenance Equipment	4-2
4-2	Processor Preventive Maintenance Schedule (3 months or 500 hours) . . .	4-5

TABLES (Cont)

Table No.	Title	Page
4-3	Processor Troubleshooting	4-17
4-4	Memory Data Errors – Possible Causes	4-19
4-5	Memory Module Test Point Voltage Levels	4-19
4-6	Memory Circuit Variables	4-20
4-7	H724 Power Supply Parameters	4-23
4-8	Component Troubleshooting Aid for H724 Power Supply	4-24
4-9	Power ON-OFF Switch Adjustment	4-25
4-10	Regulator Module Troubleshooting Chart	4-27
4-11	Teletype Maintenance Tools	4-28
4-12	Connections of TTY Cable	4-31
4-13	TTY Cabling, Fusing and Test Points	4-31
5-1	PDP-8/E Recommended First-Level Spares	5-1
5-2	Not Recommended as Spare Parts for PDP-8/E	5-2
5-3	PDP-8/E Recommended Second-Level Spares	5-2
5-4	H724 Power Supply Recommended Spare Parts	5-4
5-5	PDP-8/F Recommended First-Level Spares	5-5
5-6	PDP-8/M Recommended First-Level Spares	5-6
5-7	PDP-8/F and PDP-8/M Recommended Second-Level Spares	5-6
5-8	H740 Power Supply Recommended Spare Parts	5-8
5-9	Spare Parts for Keyboard-Model 33 ASR Teletype	5-9

CHAPTER 1

INTRODUCTION AND DESCRIPTION

1.1 PURPOSE OF MANUAL

This manual describes the PDP-8/E, PDP-8/F, and PDP-8/M Computer Systems manufactured by Digital Equipment Corporation, Maynard, Massachusetts. Each system consists of a basic computer, internal options, and external options. The three basic computers are quite similar in performance, operating procedures, and physical contents. The noticeable differences between the PDP-8/E and the PDP-8/F are physical size and front panel appearance: the depth of the PDP-8/E is almost twice that of the PDP-8/F, a fact that has significance when options are added to the basic computer; in addition to a slight difference in the silk-screening of the two front panels, the PDP-8/F indicating devices (light-emitting diodes) give off a red glow in contrast to the orange glow of the PDP-8/E indicator bulbs. Differences that are not noticeable are the type of power supply (the PDP-8/F power supply is less expensive) and the logic used on each KC8 Programmer's Console (the PDP-8/F logic is simpler); these differences are detailed in later chapters. These slight differences mean that the PDP-8/F is a less expensive basic computer than the PDP-8/E, even though it provides almost as much expansion capacity as the PDP-8/E. The PDP-8/M is an Original Equipment Manufacturer (OEM) version of the PDP-8/F that provides the OEM with a low-cost 12-bit computer giving performance identical to that of the PDP-8/F.

Because system dissimilarities are minor, it is possible to provide a description that, in most instances, applies equally to each. Thus, the maintenance manual refers to the PDP-8/E only, except where differences exist and must be pointed out. This manual consists of three volumes, each containing installation procedures, detailed logic theory, and maintenance instructions:

- a. Volume 1 deals with the basic computer; viz., memory, central processor, timing, I/O control (for the companion Teletype[®]), front panel controls, and power supply.
- b. Volume 2 deals with internal bus options; they are self-contained devices that, when added to the basic computer, function with no external connections (two of these options, the positive I/O bus interface and the data break interface, defy this definition for reasons that will be given later).
- c. Volume 3 deals with external bus options; they are options that consist of a peripheral and a control that is added to the basic computer and is connected by external cabling to the peripheral.

Maintenance procedures for the PDP-8/E system are provided in Chapter 4 of this manual. These procedures have been developed from the careful analysis and long experience of DEC's Field Service staff. They will be extremely helpful in maintaining the PDP-8/E in good operating condition. Maintenance personnel must be familiar with the detailed logic theory and operating procedures for the PDP-8/E.

[®] Teletype is a registered trademark of Teletype Corporation.

NOTE

Chapter 2 of the *PDP-8/E & PDP-8/M Small Computer Handbook* describes the PDP-8/E front panel controls and indicators; the Teletype controls, indicators, and keyboard; manual operation of the PDP-8/E controls; preliminary program-loading procedures; and initiation of automatic system operation.

Companion documents include:

- a. *Introduction to Programming*, DEC 1972
- b. *Programming Languages*, DEC 1970
- c. PDP-8/E Engineering Drawings
- d. PDP-8/F Engineering Drawings
- e. PDP-8/M Engineering Drawings
- f. *PDP-8/E & PDP-8/M Small Computer Handbook*, 1972.

1.2 DESCRIPTION

The PDP-8/E performs arithmetic calculations, controls machine operations, makes on-line measurements of both analog and digital information, and stores large quantities of data for future use and/or modification.

The machine design enables the user to purchase the basic PDP-8/E computer and add options as his requirements increase. The internal bus options logic and the peripheral controls logic is mounted on printed circuit boards called "quad" modules. These quad modules plug into slots in a two-way bus, called OMNIBUS, that is mounted on the computer chassis (see Chapter 9 of the *PDP-8/E & PDP-8/M Small Computer Handbook* for a description and photographs of the OMNIBUS and representative quad modules). One OMNIBUS contains 20 slots that are, for the most part, non-dedicated (see Table 2-3 for the recommended arrangement of quad modules on the OMNIBUS). Ten slots are needed for the basic computer; thus, 10 are available for expansion. An OMNIBUS expander enables the user to increase the number of slots by 20 (PDP-8/E only).

Further expansion of the PDP-8/E only, by a total of 40 slots, can be accomplished by connecting an expander box containing an OMNIBUS and an OMNIBUS expander to the basic computer. The PDP-8/F and PDP-8/M basic computer can be expanded by a total of 40 slots when an expander box containing the OMNIBUS and an OMNIBUS expander are connected to the basic chassis.

The PDP-8/E is currently available in table-top and rack-mountable versions (Figures 1-1 and 1-2, respectively). The PDP-8/F and the PDP-8/M are available in rack-mountable versions (Figures 1-3 and 1-4, respectively). Note that the PDP-8/E and the PDP-8/F are equipped with the KC8 Programmer's Console (KC8-EA and KC8-FL, respectively), while the PDP-8/M is equipped with the KC8-M Operator's Panel. Various front panel options are available for each basic computer; the user should consult the *PDP-8/E & PDP-8/M Small Computer Handbook* for complete information on all options.




Figure 1-1 PDP-8/E Processor - Table-Top Model




Figure 1-2 PDP-8/E Processor - Rack-Mounted Model



Figure 1-3 PDP-8/F Computer




Figure 1-4 PDP-8/M Computer

The computer can be operated manually from the front panel (programmer's console) or automatically from program tapes that are either punched or entered via the companion Teletype reader/punch. More efficient methods of entering programs are available with magnetic tape system options, such as DECtape systems. Mass storage can be achieved by using magnetic tape or disk systems. Data can be displayed, via the 33 ASR Teleprinter, or by employing one of DEC's display system or line printer options.

1.2.1 Functional Description

The PDP-8/E basic computer uses 10 quad modules that connect to the OMNIBUS as illustrated in Figure 1-5 (also shown is the positive I/O bus interface, the data break interface, the power supply, and a block labeled "options" that represents connected internal and external options). Memory comprises three modules: Sense/Inhibit, X/Y Driver and Current Source, and Stack. The Central Processor Unit (CPU) comprises two modules: Major Register Control and Major Registers. The Timing Generator, bus loads, Teletype control, RFI shield, and the Programmer's Console each use one module. Power supply connections to the OMNIBUS are made through standard tabs located on the back of the OMNIBUS.




Figure 1-5 Basic Computer, Functional Block Diagram

System expansion can be accomplished in two ways: options can be added directly to the OMNIBUS, as already described; or, if the user has PDP-8/I or PDP-8/L compatible peripherals, the M8350 and M8360 interfaces will enable connection to the PDP-8/E OMNIBUS. The OMNIBUS is the signal path between options. Bus loads keep each signal line at a +3.75V level until a signal is asserted that causes the line on the OMNIBUS to go to ground. This permits maximum interplay between signal generators and data generating circuits. Three types of signals are used on the OMNIBUS, viz., control, timing, and data.

1.2.2 Physical Description

The PDP-8/E table-top model is 10½ inches high, 19 inches wide, 24 inches deep, and weighs 100 pounds. The rack-mountable model is 10½ inches high, 19 inches wide, 23¼ inches deep, and weighs 90 pounds. Both the PDP-8/F and the PDP-8/M are 10½ inches high, 19 inches wide, 13 inches deep (14½ inches deep with chassis slides), and weigh 35 pounds.

The machine construction minimizes the wiring (most signals are applied via the OMNIBUS). An internal view of the PDP-8/E is shown in Figure 1-6. The OMNIBUS, into which all modules are inserted, is secured to the bottom of the main frame next to the power supply. A cutaway on the side of the power supply provides an area in which all interface cabling can be run and secured.




Figure 1-6 PDP-8/E Processor Without Cover

The PDP-8/E table-top model includes a super cover that completely encloses the top, rear, and sides of the main frame. A top cover is provided for the rack-mountable model (PDP-8/F and PDP-8/M, also). No air conditioning is required for the basic computers; fans located in the power supply provide adequate cooling.

1.3 TECHNICAL CHARACTERISTICS

The technical characteristics of the PDP-8/E processor are summarized in Table 1-1.

Table 1-1
PDP-8/E Technical Characteristics Summary

Characteristics	PDP-8/E Specifications																								
Speed	<p>Two memory cycle speeds are provided:</p> <ul style="list-style-type: none"> a. Fast cycle accomplishes a FETCH, internal IOT instruction, or DEFER (non-autoindex) in 1.2 μs. b. Slow cycle accomplishes (after FETCH) an instruction execution or DEFER (autoindex) in 1.4 μs. 																								
Instruction Execution Time (MRI only)	The instruction execution time, beginning with FETCH and ending with the instruction completely executed, requires one fast and one slow memory cycle or 2.6 μ s.																								
Word Length	12 bits.																								
Addressing Capability	Direct memory addressing is controlled on the front panel or through the Data Break System. Programmed addressing is accomplished as a function of software. 400 ₈ memory locations can be directly addressed (except when on page 0) by the program during any one memory cycle, and 7400 ₈ locations indirectly addressed.																								
Instruction Set	<p>Eight basic instructions constitute the instruction set.</p> <table style="width: 100%; border-collapse: collapse;"> <tbody> <tr> <td style="width: 10%;">AND</td> <td style="width: 10%;">0000</td> <td style="width: 80%;">Logical AND</td> </tr> <tr> <td>TAD</td> <td>1000</td> <td>2's complement add</td> </tr> <tr> <td>ISZ</td> <td>2000</td> <td>Increment and skip if zero</td> </tr> <tr> <td>DCA</td> <td>3000</td> <td>Deposit and clear AC</td> </tr> <tr> <td>JMS</td> <td>4000</td> <td>Jump to subroutine</td> </tr> <tr> <td>JMP</td> <td>5000</td> <td>Jump to another memory location</td> </tr> <tr> <td>IOT</td> <td>6000</td> <td>In/Out transfer</td> </tr> <tr> <td>OPR</td> <td>7000</td> <td>Operate</td> </tr> </tbody> </table>	AND	0000	Logical AND	TAD	1000	2's complement add	ISZ	2000	Increment and skip if zero	DCA	3000	Deposit and clear AC	JMS	4000	Jump to subroutine	JMP	5000	Jump to another memory location	IOT	6000	In/Out transfer	OPR	7000	Operate
AND	0000	Logical AND																							
TAD	1000	2's complement add																							
ISZ	2000	Increment and skip if zero																							
DCA	3000	Deposit and clear AC																							
JMS	4000	Jump to subroutine																							
JMP	5000	Jump to another memory location																							
IOT	6000	In/Out transfer																							
OPR	7000	Operate																							
I/O Capability	<p>Three types of I/O transfers are provided:</p> <ul style="list-style-type: none"> a. Programmed I/O data transfer b. Programmed interrupt I/O data transfers c. Data break I/O data transfers 																								
Memory Capacity	4096 12-bit word memory locations (up to 32K optional).																								
Power Input (processor)	95-130 Vac, 47-63 Hz, approx. 6A, single phase or 185-250 Vac, 47-63 Hz, approx. 3A, single phase 450W power dissipation.																								

Table 1-1 (Cont)
PDP-8/E Technical Characteristics Summary

Characteristics	PDP-8/E Specifications
Power Input (Teletype)	115 ±10% Vac, 60 Hz ±0.45 Hz, or 230 ±10% Vac, 50 Hz ±0.50 Hz, 2A line current drain 150W power dissipation.
Environmental	The PDP-8/E is designed to operate from +0° to 55°C and with a relative humidity of from 10 to 95% (without condensation).
Cable Requirements	The PDP-8/E I/O cable is a combination shield and ribbon or coaxial cable. The maximum length of the data break I/O bus cable is 30 ft using a coaxial or 25 ft using ribbon cable. Maximum length of the programmed I/O bus is 50 ft using coaxial or 45 ft using ribbon cable.

CHAPTER 2 INSTALLATION

This chapter contains supplementary information and procedures for installing the PDP-8/E Computer System. Basic installation and planning information, such as space requirements, environmental requirements, installation requirements, and system configuration data, is provided in Chapter 11 of the *PDP-8/E & PDP-8/M Small Computer Handbook*. Installation functions and responsibilities are summarized in Table 2-1.

Table 2-1
Summary of Installation Functions

Responsibility	Function
User	Identify space and power required for system configuration.
User/DEC Representative	Survey proposed site.
User/Optionally DEC Representative	Prepare site in accordance with environmental space and power requirements.
User/DEC Representative	Unpack equipment and check inventory checklist.
DEC Representative	Install equipment.
User/DEC Representative	Run customer acceptance test.
User	Enter results of acceptance test in log book.

2.1 SITE CONSIDERATIONS

Adequate site planning and preparation can simplify the installation process and result in an efficient, more reliable PDP-8/E system installation. DEC Sales Engineers or Field Service Engineers are available for counseling and consultation with user personnel regarding the installation.

Site planning should include a list of the actual components to be used in the installation; this list should also include such items as: storage cabinets, Teletype supplies, work tables, etc.

Primary planning considerations are:

- a. the availability and locations of adequate power
- b. protection against direct heat sources
- c. electrical noise radiation
- d. shock
- e. the existence of fire protection devices.

If existing environmental conditions dictate, air conditioning and/or dehumidifying equipment (though not required for the PDP-8/E) can become part of the site planning program.

2.1.1 Power Source

The power source should be free of conductive interference. To ensure interference-free power input, DEC offers a line filter option. In addition, all computer system supplies should be connected to the same power source to avoid loading and source differentials that may affect computer operation.

2.1.2 I/O Cabling Requirements

The cabling for table-top and rack-mounted computers differs slightly. For rack-mounted equipment, cables can be routed into the cabinet through a panel located at the bottom of the cabinet. Subflooring is not necessary because casters elevate the cabinet high enough to provide sufficient cable clearance. For table-top models, cables are routed from the lower rear side and then through the adjustable strain relief of the processor (Figure 2-1). The cabling should be located where it cannot be damaged. This is especially important if the processor and peripherals are not in close proximity.

2.1.3 Fire and Safety Precautions


The PDP-8/E power supply contains a thermal cut-out switch, circuit breaker, and six fuses for protection against overheating and overloading. Both the cabinet and the power receptacle must be adequately grounded to ensure safe operation. A water pipe or steel beam provides an adequate ground. Refer to Chapter 11 of the *PDP-8/E & PDP-8/M Small Computer Handbook* for grounding and power installation procedures.

WARNING

The frame of the computer must be grounded to protect personnel from dangerous electrical shock.

Grounding is achieved automatically if a table-top computer with a 3-wire plug is used. However, a voltage reading from frame to ground should be performed initially.

Electrical fires, although extremely unlikely, should always be extinguished by a Class 3 (CO₂) fire extinguisher.



8E-0002

Figure 2-1 Rack-Mounted and Table-Top Models

2.2 INSTALLATION

The PDP-8/E, PDP-8/F, and PDP-8/M Computers are shipped in secure, individual containers. Both the PDP-8/E and the PDP-8/F can also be shipped mounted in DEC cabinets; if this is the case, a fork-lift truck is necessary to move the pallet-mounted containers. To unpack and install the computer or cabinet only small hand tools — pliers, screwdrivers, etc. — and a volt-ohmmeter to check installation potentials are needed.

2.2.1 Unpacking

NOTE

Do not attempt to unpack or install the system until the DEC Sales Office has been notified and a Field Service representative is present. His presence is required to validate the warranty.

2.2.1.1 Individual Containers — If the computer is packaged in its own container, follow the steps listed below. Be sure to keep all packing material — cartons, spacers, pads, polyethylene bags, etc. — for reshipment, if such a step is contemplated.

- 1 Open the outer carton and remove the inner carton.
- 2 Open the inner carton.

- 3 If the computer is a PDP-8/E, remove the switch protector and carefully slide the computer, in its polyethylene bag, out of the carton.

If the computer is a PDP-8/F or PDP-8/M, lift off the side spacer; remove the filter, cables, software, etc., from the rear of the computer; push the computer against the rear of the box so that the switch protector can be removed; lift the computer, in its polyethylene bag, out of the carton.

- 4 Remove the polyethylene bag; untape the power cord from the rear of the computer.
- 5 If the computer is a PDP-8/E table-top model, attach the air filters to the sides of the super cover (the filters are shipped in a separate carton together with cables, software, manuals, etc.).

If the computer is a PDP-8/F or PDP-8/M, attach the air filter to the side of the computer; attach the chassis tracks with the hardware provided (the chassis tracks and hardware are shipped in a separate carton).

- 6 Check that all equipment specified on the accessory list has been received.

2.2.1.2 Cabinet-Mounted Containers – If the computer is mounted in a cabinet, follow the steps listed below.

- 1 Remove the outer shipping container.

NOTE

The container can be either heavy corrugated cardboard or plywood. Remove all metal straps first, and then remove any fasteners and cleats securing the container to the skid. If applicable, remove the wood framing and supports from around the cabinet.

- 2 After removing the outer container, if applicable, remove the cardboard container.
- 3 Remove the polyethylene cover from the cabinet.
- 4 Remove the tape or plastic shipping pins from the cabinet rear door.
- 5 Unbolt the cabinet from the shipping skid. The bolts are located on the lower supporting side rails and can be reached by opening the access door.
- 6 Raise the leveling feet above the level of the casters.
- 7 Use wooden blocks and planks to form a ramp from the skid to the floor and carefully roll the cabinet onto the floor.
- 8 Roll the cabinet to the prepared site.

2.2.2 Inspection

After unpacking, inspect and inventory the equipment.

- 1 Inspect the external surfaces of the chassis for surface, bezel, switch and light damage, etc.
- 2 Inspect the inside of the cabinet for console and processor damage, loose or broken modules, fan damage, loose nuts, bolts, screws, etc.

- 3 Inventory all hardware against the key sheet.
- 4 Inventory all software program tapes against the software checklist.
- 5 Inventory all prints against the drawing directory.

2.2.3 ac Power Check

Check the site power wiring as outlined below.

WARNING

After the power plug has been inserted in the ac outlet, do not touch the computer or cabinet until it has been determined that the installation is properly grounded.

- 1 Turn the power switch off.
- 2 Make sure that all ac power is received from the same source.
- 3 Insert the power plug into the ac outlet.
- 4 Use the volt-ohmmeter to ensure that there is no ac voltage from frame-to-ground.
- 5 Remove the power plug from the ac outlet.
- 6 Turn the power switch and circuit breaker on.
- 7 Repeat Steps 3 and 4.
- 8 Turn the power switch off.

2.2.4 Module Check

Check module jumpers according to Table 2-2; check module locations with the recommended order given in Table 2-3.

NOTE

The recommended order of modules on the OMNIBUS will result in best-case timing and permit widest margins.

**Table 2-2
Jumpers**

Module	Location	Inserted	Omitted
M8330	Center	Slow Cycle Only	Fast Cycle/Slow Cycle
M8650	Upper Right	1) 37 ASR 2) 33 & 35 ASR	33 & 35 ASR 37 ASR
G104	Lower Right	EMA 0 = "0" EMA 1 = "0" EMA 2 = "0"	EMA 0 = "1" EMA 1 = "1" EMA 2 = "1"
<p>These are used to select which field this memory will be.</p> <p>(All inserted = Field "0")</p>			
G104	Middle Left	Slice voltage. Factory selected only.	
G227	Upper Middle	Current control. Factory selected only.	

**Table 2-3
Recommended Module Installation Order**

Module Designation	Description
KC8-EA KC8-FL KC8-ML	Programmer's Console
M8330	Timing Generator (always after Programmer's Console)
M8340	EAE
M8341	EAE
M8310	C P Major Register Control
M8300	C P Major Registers
M837	Extended Memory & Time Share Control
.	.
.	.
.	.
.	Other Non-Memory Options
.	.
.	.
.	.
M8350	Positive I/O Bus Interface
M849	RFI Shield
G104	Memory Sense/Inhibit (0)
H220	Memory Stack (0)

Table 2-3 (Cont)
Recommended Module Installation Order

Module Designation	Description
G227	Memory X/Y Drivers (0)
.	.
.	.
G104	Memory Sense/Inhibit (n)
H220	Memory Stack (n)
G227	Memory X/Y Drivers (n)
.	.
.	.
.	Other Memories
.	.
.	.
G105	Memory Sense/Inhibit (Parity)
H220	Memory Stack (Parity)
G227	Memory X/Y Drivers (Parity)
M8320	Bus Loads (always in last slot)

2.2.5 Initial Operating Check

Turn on the power switch and check the operation of the front panel switches and indicators. Use the following simple program to check the operation of the basic computer.

- a. Load Address 0000
- b. Deposit 7001
- c. Deposit 2101
- d. Deposit 5001
- e. Deposit 5000
- f. Load Address 0000
- g. Rotary Switch to AC position
- h. Clear and Cont
- i. Observe AC Register incrementing

2.2.6 Teletype Unpacking, Assembly, and Initial Check

- 1 Open the Teletype carton and remove the packing material. Remove the back cover from the stand. Remove and unwrap the copyholder, chad box, and power pack. Remove the stand from the shipping carton. Remove the Teletype console from the carton, holding it by the wooden pallet attached to the bottom. Snap the power pack in place at the top of the rear side of the Teletype stand. Remove the Teletype console from the pallet, and mount it on the stand. Remove reader, punch, and printer shipping restraints. Connect the Teletype console to the power pack (a 6-lead cable attached at the console is connected to the power pack by means of a white plastic Molex 1375 Female Connector that mates with a male output plug on the power pack). Pass the 3-wire power cable, and the 7-conductor signal cable (which is terminated by a Mate-N-Lok connector) through the opening at the lower left-hand corner of the Teletype stand; then replace the back cover of the stand using the two mounting screws.
- 2 Turn computer power off.

- 3 Connect Mate-N-Lok (with 2 ft cable on the M8650) to ensure that the Mate-N-Lok remains inside the cover.
- 4 Connect the 3-prong male connector of the Teletype power cable to the same ac power source as the computer.
- 5 Turn the POWER switch on.
- 6 Install a roll of printer paper into the Teletype keyboard/printer, and install a tape in the punch as described in the Teletype technical manual.
- 7 Set the LINE/OFF/LOCAL switch to LOCAL.
- 8 Verify off-line Teletype operation in accordance with the procedures in Chapter 2 of the *PDP-8/E & PDP-8/M Small Computer Handbook*.
- 9 Verify on-line Teletype punch and reader operation by performing the following test. Load address 0000 and deposit this routine in sequence:

Location	Contents
0000	6032
0001	6031
0002	5001
0003	6036
0004	6046
0005	6041
0006	5005
0007	5001

- 10 Load address 0000 and press START. Type any character on the keyboard and observe a corresponding echo return on the printer. 11/16,

2.3 ACCEPTANCE TEST

Perform the acceptance tests referenced in Table 2-4. If abnormal indications are encountered, terminate testing and refer to Chapter 4 for maintenance. Refer to Chapter 2 of the *PDP-8/E & PDP-8/M Small Computer Handbook* for loading the diagnostic programs. The procedure is the same as the example provided in Figure 2-9 of the handbook.

Equipment required: Computer (with 4K of R/W memory), MAINDEC, Programmer's Console, Teletype (33 or 35 ASR modified for operation with computer).

NOTE

If Programmer's Console and Teletype, as described, are not part of the system being installed, they must be made available in good working order by the customer.

Table 2-4
Acceptance Tests

Program Name	MAINDEC No.	SA/SR Setting	Execute Time	Ind.	Accept. Time
Inst. Test I & II	8E-D0AA	200/7777	2 sec	Bell	3 min.
Inst. Test II	8E-D0BA	200/0000	2 sec	Bell	3 min
Adder Test	8E-D0CA	200/0000	35 min	1 SIMAD 2 SIMROT 3 FCT 4 RANDOM	35 min
Basic JMP JMS Test	8E-D0IA	200/0000	10 sec	Bell	3 min
Random TAD Test	8E-D0EA	200/0000	5 sec	T	3 min
Random AND Test	8E-D0DA	200/0000	2 sec	A	3 min
Random ISZ Test	8E-D0FA	200/0000	8 sec	FA	3 min
Random DCA Test	8E-D0GA	200/0000	5 sec	Bell	3 min
Random JMP Test	8E-D0HA	200/0000	8 sec	HA	3 min
Random JMP-JMS Test	8E-D0JA	200/0000	11 sec	JA	3 min
Memory Address Test	8E-DLEA	200/0000	50 sec	EA	5 min
Checkerboard Test	8E-DLAA	200/0000	5 min	5	15 min
Teletype Control Test	8E-D2AA	200/0000			40 min
Mem. ON/OFF Test	8E-DLGA	200/0000			

NOTE When ordering from Program Library:

PB for Binary Tape e.g., after MAINDEC-D0AA-PB
D for Document MAINDEC-D0AA-D

