

**RX8/RX11  
floppy disk system  
maintenance manual**

EK-RX01-MM-PRE2

**PRELIMINARY**

1st Edition, May 1975  
2nd Printing (Rev), September 1975

Copyright © 1975 by Digital Equipment Corporation

The material in this manual is for informational purposes and is subject to change without notice.

Digital Equipment Corporation assumes no responsibility for any errors which may appear in this manual.

Printed in U.S.A.

The following are trademarks of Digital Equipment Corporation, Maynard, Massachusetts:

DEC	PDP
FLIP CHIP	FOCAL
DIGITAL	COMPUTER LAB

## CONTENTS

	Page
<b>CHAPTER 1</b>	<b>GENERAL INFORMATION</b>
1.1	INTRODUCTION . . . . . 1-1
1.2	PHYSICAL DESCRIPTION . . . . . 1-1
1.2.1	RX8E/RX11 Interfaces . . . . . 1-2
1.2.2	Microprogrammed Controller . . . . . 1-2
1.2.3	Read/Write Electronics . . . . . 1-2
1.2.4	Electro-Mechanical Drive . . . . . 1-2
1.2.5	Power Supply . . . . . 1-3
1.3	SYSTEMS COMPATIBILITY . . . . . 1-3
1.3.1	Media . . . . . 1-3
1.3.2	Recording Scheme . . . . . 1-10
1.3.3	Logical Format . . . . . 1-10
1.3.3.1	Header Description . . . . . 1-10
1.3.3.2	Data Field Description . . . . . 1-11
1.3.3.3	Track Usage . . . . . 1-11
1.3.3.4	CRC Capability . . . . . 1-12
1.4	APPLICABLE INSTRUCTION MANUALS . . . . . 1-12
1.5	CONFIGURATION . . . . . 1-12
1.6	SPECIFICATIONS . . . . . 1-13
<b>CHAPTER 2</b>	<b>INSTALLATION AND OPERATION</b>
2.1	PURPOSE AND ORGANIZATION . . . . . 2-1
2.2	SITE PREPARATION . . . . . 2-1
2.2.1	Space . . . . . 2-1
2.2.2	Cabling . . . . . 2-1
2.2.3	AC Power . . . . . 2-1
2.2.4	Fire and Safety Precautions . . . . . 2-2
2.3	ENVIRONMENTAL CONSIDERATIONS . . . . . 2-2
2.3.1	General . . . . . 2-2
2.3.2	Temperature, Relative Humidity . . . . . 2-3
2.3.3	Heat Dissipation . . . . . 2-4
2.3.4	Radiated Emissions . . . . . 2-4
2.3.5	Cleanliness . . . . . 2-4
2.4	INSTALLATION . . . . . 2-4
2.4.1	General . . . . . 2-4
2.4.2	Tools . . . . . 2-4
2.4.3	Unpacking and Inspection . . . . . 2-4
2.4.3.1	Cabinet-Mounted . . . . . 2-4
2.4.3.2	Separate Container . . . . . 2-6
2.4.4	Installation . . . . . 2-6
2.5	OPERATION . . . . . 2-8
2.5.1	Operator Control . . . . . 2-8
2.5.2	Diskette Handling Practices and Precautions . . . . . 2-8
2.5.3	Diskette Storage . . . . . 2-12
2.5.3.1	Short Term (Available for Immediate Use) . . . . . 2-12
2.5.3.2	Long Term . . . . . 2-12
2.5.4	Shipping Diskettes . . . . . 2-12

## CONTENTS (Cont)

	Page
<b>CHAPTER 3</b>	<b>RX11 INTERFACE PROGRAMMING INFORMATION</b>
3.1	REGISTER AND VECTOR ADDRESSES . . . . . 3-1
3.2	REGISTER DESCRIPTION . . . . . 3-2
3.2.1	RXCS – Command and Status (177170) . . . . . 3-2
3.2.2	RXDB – Data Buffer Register (177172) . . . . . 3-3
3.2.2.1	RXTA – RX Track Address . . . . . 3-3
3.2.2.2	RXSA – RX Sector Address . . . . . 3-3
3.2.2.3	RXDB – RX Data Buffer . . . . . 3-4
3.2.2.4	RXES – RX Error and Status . . . . . 3-4
3.3	FUNCTION CODES . . . . . 3-5
3.3.1	Fill Buffer (000) . . . . . 3-5
3.3.2	Empty Buffer (001) . . . . . 3-5
3.3.3	Write Sector (010) . . . . . 3-6
3.3.4	Read Sector (011) . . . . . 3-6
3.3.5	Read Status (101) . . . . . 3-7
3.3.6	Write Sector with Deleted Data (110) . . . . . 3-7
3.3.7	Read Error Register Function (111) . . . . . 3-7
3.3.8	Power Fail . . . . . 3-7
3.4	PROGRAMMING EXAMPLES . . . . . 3-8
3.4.1	Read Data/Write Data . . . . . 3-8
3.4.2	Empty Buffer Function . . . . . 3-8
3.4.3	Fill Buffer Function . . . . . 3-11
3.5	RESTRICTIONS AND PROGRAMMING PITFALLS . . . . . 3-11
3.6	ERROR RECOVERY . . . . . 3-11
<b>CHAPTER 4</b>	<b>RX8E INTERFACE PROGRAMMING INFORMATION</b>
4.1	DEVICE CODES . . . . . 4-1
4.2	INSTRUCTION SET . . . . . 4-2
4.2.1	Load Command (LCD) . . . . . 4-2
4.2.2	Transfer Data Register (XDR) . . . . . 4-2
4.2.3	STR . . . . . 4-3
4.2.4	SER . . . . . 4-3
4.2.5	SDN . . . . . 4-3
4.2.6	INTR . . . . . 4-3
4.2.7	INIT . . . . . 4-3
4.3	REGISTER DESCRIPTION . . . . . 4-3
4.3.1	Command Register . . . . . 4-3
4.3.2	Error Code Register . . . . . 4-4
4.3.3	RXTA – RX Track Address . . . . . 4-5
4.3.4	RXSA – RX Sector Address . . . . . 4-5
4.3.5	RXDB – RX Data Buffer . . . . . 4-6
4.3.6	RX Error and Status . . . . . 4-6
4.4	FUNCTION CODE DESCRIPTION . . . . . 4-7
4.4.1	Fill Buffer (000) . . . . . 4-7
4.4.2	Empty Buffer (001) . . . . . 4-8
4.4.3	Write Sector (010) . . . . . 4-8
4.4.4	Read Sector (011) . . . . . 4-9
4.4.5	Read Status (101) . . . . . 4-9

## CONTENTS (Cont)

		Page
4.4.6	Write Deleted Data Sector (110) . . . . .	4-9
4.4.7	Read Error Register Function (111) . . . . .	4-9
4.4.8	Power Fail . . . . .	4-9
4.5	<b>PROGRAMMING EXAMPLES</b> . . . . .	4-10
4.5.1	Write/Write Deleted Data/Read Functions . . . . .	4-10
4.5.2	Empty Buffer Function . . . . .	4-10
4.5.3	Fill Buffer Function . . . . .	4-10
4.6	<b>RESTRICTIONS AND PROGRAMMING PITFALLS</b> . . . . .	4-15
4.7	<b>ERROR RECOVERY</b> . . . . .	4-16
<b>CHAPTER 5</b>	<b>THEORY OF OPERATION</b>	
5.1	<b>OVERALL SYSTEM BLOCK DIAGRAM</b> . . . . .	5-1
5.1.1	Omnibus to RX8E Interface Signals . . . . .	5-2
5.1.2	Unibus to RX11 Interface Signals . . . . .	5-3
5.1.3	Interface to $\mu$ CPU Controller Signals . . . . .	5-4
5.1.4	$\mu$ CPU Controller to Read/Write Electronics Signals . . . . .	5-6
5.1.5	Read/Write Electronics to Drive Signals . . . . .	5-7
5.2	<b>DETAILED BLOCK DIAGRAM AND LOGIC DISCUSSION</b> . . . . .	5-8
5.2.1	<b>RX8E Interface</b> . . . . .	5-8
5.2.1.1	Device Select and IOT Decoder . . . . .	5-8
5.2.1.2	Interrupt Control and Skip Logic . . . . .	5-8
5.2.1.3	C Line Select Logic . . . . .	5-8
5.2.1.4	Interface Register . . . . .	5-10
5.2.1.5	Sequence and Function Control Logic . . . . .	5-10
5.2.2	<b>RX11 Interface</b> . . . . .	5-11
5.2.2.1	Address Decoder . . . . .	5-11
5.2.2.2	Data Path Selection . . . . .	5-13
5.2.2.3	Interface Register . . . . .	5-13
5.2.2.4	Sequence and Function Control Logic . . . . .	5-13
5.2.2.5	Interrupt Control Logic . . . . .	5-14
5.2.2.6	Vector Address Generator . . . . .	5-14
5.2.3	<b>Microprogrammed Controller (<math>\mu</math>CPU) Hardware</b> . . . . .	5-14
5.2.3.1	Control ROM and Memory Buffer . . . . .	5-14
5.2.3.2	Program Counter and Field Counter . . . . .	5-16
5.2.3.3	Instruction Decode Logic . . . . .	5-16
5.2.3.4	Do Pulse Generator . . . . .	5-17
5.2.3.5	Branch Condition Selector and Control . . . . .	5-17
5.2.3.6	Scratch Pad Address Register and Scratch Pad . . . . .	5-17
5.2.3.7	Counter Input Selector, Counter, and Shift Register . . . . .	5-17
5.2.3.8	$\mu$ CPU Timing Generator . . . . .	5-18
5.2.3.9	Sector Buffer and Address Register . . . . .	5-18
5.2.3.10	CRC Generator and Checker . . . . .	5-18
5.2.3.11	Data Synchronizer and Separator . . . . .	5-19
5.2.3.12	Output Circuit . . . . .	5-20
5.2.4	<b>Microprogram Instruction Repertoire</b> . . . . .	5-21
5.2.4.1	DO Instruction . . . . .	5-21
5.2.4.2	Conditional Branch . . . . .	5-22
5.2.4.3	Wait Branch . . . . .	5-22