

# PDP-8 MAINTENANCE MANUAL

COPY NO.

This manual contains proprietary information. It is provided to the customers of Digital Equipment Corporation to help them properly use and maintain DEC equipment. Revealing the contents to any person or organization for any other purpose is prohibited.

Copyright 1966 by Digital Equipment Corporation

# CONTENTS

<u>Chapter</u>		<u>Page</u>
1	INTRODUCTION AND DESCRIPTION .....	1-1
	Computer Organization .....	1-2
	Processor .....	1-3
	Core Memory .....	1-4
	Input/Output .....	1-5
	Functional Description .....	1-5
	Instructions .....	1-6
	Major States .....	1-9
	Time States .....	1-10
	Physical Description .....	1-11
	Specifications .....	1-13
	Physical .....	1-13
	Electrical .....	1-13
	Functional .....	1-13
	Ambient Conditions .....	1-14
	Symbols and Terminology .....	1-14
	Digital Logic Symbols .....	1-14
	Conventions and Notations .....	1-14
	Pertinent Documents .....	1-17
	Abbreviations .....	1-18
	Reference Conventions .....	1-20
2	LOGICAL FUNCTIONS .....	2-1
	Flow Diagram Interpretation .....	2-1
	Prefatory Operations .....	2-2
	POWER and PANEL LOCK Switches .....	2-2
	Power Clearing .....	2-3
	Manual Operations .....	2-3
	LOAD ADD Key .....	2-3
	START Key .....	2-4
	CONT Key .....	2-4
	DEP Key .....	2-4
	EXAM Key .....	2-5

## CONTENTS (continued)

<u>Chapter</u>		<u>Page</u>
2 (cont)	STOP Key .....	2-6
	SING STEP and SING INST Keys .....	2-6
	Programmed Operation .....	2-6
	Instructions .....	2-6
	Program Interrupt .....	2-19
	Automatic Operation .....	2-19
	Data Break .....	2-19
3	PROCESSOR .....	3-1
	Power Clear Generator (9, 16) .....	3-1
	Special Pulse Generator (9) .....	3-2
	Timing Signal Generator (9) .....	3-3
	Clock and TG Flip-Flop .....	3-4
	T1 Pulses .....	3-4
	T2 Pulses .....	3-4
	MEM START Pulse .....	3-5
	IOP Generator (10, 16) .....	3-5
	Run and Pause Control (9, 10, 16) .....	3-7
	Run Control (9) .....	3-7
	Pause Control (10) .....	3-8
	Instruction Register (6) .....	3-9
	Major State Generator (6, 10) .....	3-10
	Fetch State (6) .....	3-11
	Execute State (6) .....	3-11
	Defer State (6) .....	3-12
	Break State (6) .....	3-12
	Word Count State (6) .....	3-13
	Current Address State (6) .....	3-13
	Distribution of Major State Signals (6, 10) .....	3-13
	Program Counter Control (8) .....	3-14
	Clearing and Loading Operations .....	3-14
	Incrementing Operations .....	3-16
	Memory Address Register Control (8) .....	3-19

## CONTENTS (continued)

<u>Chapter</u>		<u>Page</u>
3 (cont)	Clearing Pulses .....	3-19
	Loading Pulses .....	3-20
	Memory Buffer Register Control (5) .....	3-21
	Accumulator Register and Link Control (3) .....	3-24
	AC Command Pulses .....	3-24
	Link Command Pulses .....	3-27
	Combined AC and Link Command Pulses .....	3-27
	Program Counter, Memory Address, and Memory Buffer Registers (4, 8, 16)...	3-29
	Program Counter Register (4) .....	3-29
	Memory Address Register (4) .....	3-30
	Memory Buffer Register (5, 16) .....	3-30
	Accumulator Register and Link (2, 16) .....	3-31
	Direct Set and Direct Clear Inputs .....	3-32
	DCD Jam-Transfer Inputs .....	3-32
	DCD Individual Set and Clear Inputs .....	3-32
	Complement Inputs .....	3-33
	Skip Control (10) .....	3-34
	Program Interrupt Synchronization (10) .....	3-35
	Type KR01 Automatic Restart Option .....	3-37
	Type 182 Extended Arithmetic Element .....	3-39
	Logical Functions .....	3-39
	Functional Components .....	3-45
	Type 681 Data Line Interface Option .....	3-52
	Type 680 Data Communication System Block Diagram Discussion .....	3-52
	Data Line Interface Logical Functions .....	3-53
	Data Line Interface Circuit Operations .....	3-55
4	CORE MEMORY .....	4-1
	Memory Organization .....	4-1
	Ferrite-Core Memory Array .....	4-2
	Address Selection .....	4-3
	Memory Selector Switches and Matrixes .....	4-4
	Inhibit Drivers .....	4-7