# PROPERTY OF DIGITAL EQUIP.



# KL8-J Engineering Drawings Digital Equipment Corporation

The material herein is for information purposes only and is subject to change without notice. Digital Equipment Corporation assumes no responsibility for any errors which may appear herein.


These drawings and specifications herein are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.


Copyright 1975, Digital Equipment Corporation


	ECOR-AL	c 1 <b>e-(352)-10e5-</b>	30																											
ال		REVISIONS																										4	7	
DRB 1	DATE	CHG. NO.	REV																								ACC	DRA		igital
106																											HOUS	WIN	į	12
																											SEFI	3 DI		
																											IN HOUSEFIELD SERV	DRAWING DIRECTORY TERMINAL CONTROL		90 20 20
																											SER	<b>7</b> 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7		N E
																													<b>2</b>	CORPORATION
																											ACCEPT			
																											•		2	
																												1	Ω	
																											A-SP-KL8-JA-2 A-AL-KL8-JA-4	D-00	CUSTOMER PRINT	
																									•		A-SP-KL8-JA-2 A-AL-KL8-JA-4	B-DD-KL8-J D-CS-M8655-0-1	Ş	DRAWING
																											8-13	8-J	¥	>
	ĺ																										444	101	P	*
																												1	P	Z
																												'		တ
																													SET INDEX	0
	:																												Z	DIREC'
																														M
																													×	$\Omega$
									•																				•	0
																														RY
																		•												
	Ш																											1	) ]	
	200		UBED ON OPTION/MODEL																											
			<u>8</u>																											
	2	++++	H륄l																											
	2		=																									لـ	ì	
	E	( RC E	3/3	ſ	T	П	Τ		П	T	T			Ī			T	П	T	Τ		T	П	T	П	Ä				Sec
	Mass Grave	<b>かれ 318・</b>	700																							KL8-JA	VAR			FICAT
	202																										. د			SION.
			<del>-  -</del>		$\dagger$	H	+	T	H	$\dagger$	+	H	$\dagger$	T	Н	+	T	$\dagger \dagger$	$\dagger$	$\dagger$	П	$\top$	$\dagger \dagger$	1	$\dagger \dagger$	13		TINU		MA400 M MI HI3M3
	1/14		PALE /																							RM C		=		10 A
		<b>6</b>											Ì													TNO		<	7	
	4  -		TITLE 1																							/ASY		VARIATIONS	SIHT	OPERTY ART AS 973
	- 8											:														NC	TITLE	AT	$\overline{\mathbf{S}}$	OF DI
		NY S.	E Z																							DATA	m	ᅙ	P	IAL E
		S D	CON																							TERM CONT/ASYNC DATA INT		ठ	PRINT	COULT COULT COULT
	المان	DATA INT	TERM CONTROL/																										-	U COS
ŧ	H	INI	5																										SET	THIS BRAUTHE AND SPECIFICATIONS, MERETH, ARE THE PROPERTY OF DIGITAL EQUIPMENT COMPORATION MAY BE REPROSMICED ON COPIED ON USED IN MADLE OR IN PART AS THE BASIS FOR THE MANUFACTURE ON THEM WITHOUT COMPORATION."
	H				$\pm$	<u> </u>	$\pm$	$\parallel$	廿	$\perp$	1	H	1	$\pm$	H	1	#	廿	1	$^{\dagger}$	H	$\pm$	$\coprod$	$\pm$	廿	×	H A	3		S 80 3 V 80 1
	口	REV			_	$\coprod$	$\pm$	$\coprod$	$oxed{+}$	+	$\pm$	Н	$\pm$	$\pm$	Н	$\pm$	$\pm$	$\coprod$	$\pm$	$\pm$	Н	$\perp$	$\coprod$	士	廿	$\pm$	2 3	PRINT SET	H	AF SH
		<		ΙĪ		П		П	П		Т	П		Т	П		Т	П	T		П	T	П	T	$\Box$		4	17		=


DRB 108 DEC 16-(325)-1062-28-R972


	• 100	67 - OF -	13306				(SERCO	WAY ONE AL	- SANTOCHTIPE ROTTONIEED SINNATURE REGURED	۳L
		3 2 3		TERM CONT/ASYNC DATA THT	TERM C		CUMENT	TED ON DOC		PRINT SET C
REV	3218 3000 3218				TITLE		T SET	ED IN PRINT SET	11	
			$\frac{1}{1}$					-		
		-	$\perp$							
			-							
			$\frac{1}{1}$							
			$\frac{1}{1}$					-		
			1					1		
			$\perp$							
			1							
								1		
			1					1		
			$\downarrow$					1		
İ			$\downarrow$		+			1		
			$\downarrow$				MODULE ECO RISTORY		2 -10 -10 -10 -10 -10 -10 -10 -10 -10 -10	+++++++++++++++++++++++++++++++++++++++
			$\downarrow$		<del> </del>		MODILE ECO RICEORY	<b>+</b>	B-MH-M8655-0-6	+
			1				ACCY DETITING HOTE TAVOR	4,	D-AH-M8655-0-5	+
			1				TERMINAL CONTROL	- 4	K-CO-MB655-M-A	1
			1						$\dagger$	
			$\downarrow$							
			L							
							ACCESSORY LIST		A-AL-KL8-JA-4	×
			$\frac{1}{1}$				PRODUCTION TEST PROCEDURE		A-SP-KL8-JA-3	
			$\frac{1}{4}$				IN HOUSE AND FIELD SERV ACCEPT	1	A-SP-KL8-JA-2	×
			$\frac{1}{2}$				ENGINEERING SPEC	-	A-SP-KL8-JA-1	
			$\frac{1}{4}$				TERM CONT/ASYNC DATA INT	*	1 A-PI,-KI,8-J-Ø	
			1							+
DATE	DESCRIPTION		į	PRINCIPAL DALANTING NO.		DATE	DESCRIPTION	REV SHT	DRAWING NO.	1 23 4 MF
6		38		S D W		NO. FILE		2 8	<b>10</b>	
0710				9E1		9710			<b>O</b> .	SET
					PRINT SET	1		1		PRINT SET
					<b>NBMOTEUD</b>					PIRTOMER
				السائلينية السائلة المسترات ال						











### DIGITAL EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS

### **ENGINEERING SPECIFICATION**

DATE 9/25/73

TITLE KL8-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE

		MEAISIONS				
REV	DESCRIPTION	сне но	ORIG	DATE	APPD BY	DATE
				1		1
	!	l t		1 1		1

Bob Regan
DEC 16-(392)-1079-N971
DRA 107

1 of 13

REV

**ENGINEERING SPECIFICATION** 

CONTINUATION SHEET

TITLE KL8-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE

APPOR, Reg

until the next character began to be assembled. The KL8-JA being double buffered, has an additional register between the receiver shift register and the AC. In this case, a character is assembled in the shift register and transferred to the "receive holding register" at which time the receive flag is set indicating that a character is available. The character remains available to the CPU in the holding register until the next character is completely assembled allowing the program roughly an order of magnitude more time to react to a receive flag and read a character.

In the transmission of data with earlier interfaces, time was lost between the transmission of characters since the shift register had to be completely empty before the transmit flag was set and the next character transmission wouldn't start until the CPU (program) got around to issuing another character. Double buffering in this case ("transmit holding register" between the AC and transmit shift register) eliminates this lost time since the transmit flag is set (indication to the CPU that another character may be issued to the interface) when the holding register to shift register transfer has been made. To maintain full speed transmission of characters, the CPU must only react to the transmit flag within one character time to refill the holding register. In the transmission of data with earlier interfaces, time

### 3.2 M8655/External Device Operation & Serial Data Format

### 3.2.1 Data Leads

Section 2.0 referred to electrically compatible data leads. The KL8-JA provides two types of data leads for different applications: 20 mA and EIA leads (choice is made by cable selection).

The 20 mA circuits represent the binary information as a switch connected to a power source, i.e., switch open = "1", switch closed = " $\beta$ ". The 20 mA data circuits on the M8655 are active. The power source for both the transmit and receive circuits is on the M8655. For an external device to be electrically compatible, its transmit and receive

> SIZE CODE SP NUMBER REV KL8-JA-1

DEC FORM NO DEC 16-(381)- 022-N370

SHEET 3 OF 13

### **ENGINEERING SPECIFICATION**

CONTINUATION SHEET

KL8-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE

### 1.0 Scope

This document specifies the KL8-JA, its use a operating characteristics.

### 2.0 Applications

The KL8-JA serves as data interface between an Omnibus type PDP8 computer (including PDP8's with DW8-E bus converters) and any asynchronous external device with electric: lly compatible data leads and one of the many serial data for the KL8-JA.

IOT instruction device codes for the KL8-JA are established at the time of system integration allowing up to seventeen (17) external devices to be interfaced, using KL8-JA's, to one PDP8. (Two device codes are used for each KL8-JA (Switch Selectable)).

The KL8-JA also provides reader control signals for use with LT33DC and LT33DD model teletypes and optionally generates filler characters for use with VT05 terminals.

\*Serial Data Format - Transmit and receive speed of device and character configuration, i.e., number of data bits, control bits and parity bits.

### 3.0 Operation - Functional

The function of the KL8-JA in the simplest terms is to take parallel data presented to it by the CPU, convert it to a serial data format, transmit the character one bit at a time to an external device and vice-versa.

### 3.1 PDP8/M8655 Operation (Bouble Buffering)

Data transfers occur between the PDP8's Accumulator (AC) and registers within the MB655. In some earlier asynchronous data interfaces the shift registers which communicate with the external device also serve as communication links between the interface and CPU. When receiving a character, the receive flag would be set when a character had been assembled. The character, however, remained available only

SP CODE

NUMBER KL8-JA-1

SAC 1-(101) 110 COS 30-(101)-1

TITLE

SHEET 2 OF 13

### ENGINEERING SPECIFICATION

CONTINUATION SHEET

KL8-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE

circuits must be passive (no power added to the 20mA lines). (More technical information in section 4.5 on cabling.)

The BIA data leeds represent binary data as one of two voltage levels. When using these lines, BIA (Electronics Industry Association) specification RS232-C must be adhered to.

### 3.2.2 Serial Data Format

KL8-JA/external device operation is asynchronous (a character or string of characters may begin at any point in time) and full duplex (transfers may occur in both directions simultaneously).

Where data is transferred serially, all definitions concerning that data are made with respect to time. Baud rate is the rate at which these decisions may be made. (Baud rate is the <u>total</u> possible bits/ second.)

A data line may be in one of two states - mark or space. In the idle state (no data being transferred), the line is in the mark state. To signify to the receiving unit that a character is coming, the line changes to the space state for 1/baud rate seconds (start bit). This is followed by the data (5 to 8 data bits, LSB first). If parity is used, it appears after the most significant bit. This is followed by a return to the idle state which lasts for 1, 1.5 or 2 bit times (stop bit(s)). The next character may occur at any time after that. Following are the character definitions applicable to the KL8-JA.

Transmit Baud Rate - 110, 150, 300, 600, 1200, 2400, 4800, 9600 (Switch Selectable).

Receive Baud Rate - May be set equal to the t ansmit baud rat or 150 baud (Switch Selectable).

SIZE CODE

NUMBER KL8-JA-1

DEC FORM NO DEC 16-(381)-1022-N370

SHEET 4 \_ OF

REV

### ENGINEERING SPECIFICATION

CONTINUATION SHEET

TITLE KL8-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE

Start Bit - Always 1 per character

Data Bits - 5, 6, 7 or 8 (Jumper Selectable)

Parity - Even, odd or none (Jumper Selectable)
(Parity is inserted after most significant data bit.)

Stop Bits - Choice of 1 or 2 for 6, 7 and 8 data bits.

Choice of 1 or 1.5 for 5 data bits.

(Jumper Selectable)

### 3.3 Additional Options

### 3.3.1 Error Status Word

The error status word may be enabled by the insertion of jumper "SWD". Detected are parity, framing and overrun errors (see Programming section).

### 3.3.2 Filler Characters - VTØ5

To operate at speeds above 300 baud, the VT#5 requires that filler characters be transmitted to it following any line feed character. Insertion of the "FIL" jumper on the M8655 causes four all zero characters to be automatically transmitted to the VT#5 following every line feed. The transmit flag is not set until the KL8-JA is ready to accept other data.

### 3.3.3 Reader Run

Reader control is provided for operating LT33 teletypes. See Programming section.

### 3.3.4 Teletype Filter

LT33 teletypes require a relatively large filter capacitor across the receiver lines. Installing the "TTY" jumper connects this capacitor.

SIZE	CODE		RET
1 4	SP	KL8-JA-1	1

DEC FORM NO DEC 10-(301)-1032-N370

SHEET \_5 OF \_\_13

### **ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE KL8-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE

### 4.0 Specifications

### 4.1 Physical

The M8655 meets the dimensional requirements for Omnibus type quad modules. Ref. D-MD-7605994 of the PDP8/E/F/M print set.

### 4.2 Power Requirements

From Omnibus - +5V at 1.1 Amps, -15V at 100 mA, +15V at 50 mA.

From external device - None

4.3 Environmental Requirements

Ambient temperature of M8655 - Operate between # and 55°C
Store between -15 and 65°C
Humidity - 10% to 90% non-condensing

4.4 System Configuration Restrictions

Maximum number of MB655's in one PDP8/E system - 17 or the power supply limit.

4.5 External Signals and Cabling Requirements

### 4.5.1 EIA signals

The EIA signals and their assigned pins on the 40 pin connector (Circuit Schematic Ref. Jl) are as follows:

Signal Name	Pin at Jl
Protective Ground	w
Send Data	F
Receive Data	J
Request to Send	V (Held Asserted)
Signal Ground	vv
Data Terminal Ready	DD (Held Asserted)

(Received data after EIA to TTL level conversion is jumpered at cable, pins E and M). Since the "Request to Send" lead is held true, M8655's are suitable for

	 Dena	1600	 e.z.a	cr de ,	11005	-			-0-
					CODE			MBER	REV
_				Α	SP		KL	3-JA-1	

DEC FORM NO DEC 16-(381)-1022-N370 DRA 108 SHEET 7 OF 13

# 

IC FORM NO DEC 10-(101)-1000-H370

NUMBER REV
KL8-JA-1
SHEET 6 OF 13

ENGINEERING SPECIFICATION

CONTINUATION SHEET

THRE KLS-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE

FULL DUPLEX operation only.

Nedem Control may be accomplished when an M8655 is combined with a KLS-N (M8653).

Total cable length from KL8-JA to associated terminal or modem must not exceed 50 feet.

### 4.5.2 20mA Signals

The 20mA signals provided and their assigned pins at the 40-pin connector (Circuit Schmetic Ref. J1) and at the Nate-N-Lock end of a BCO5-N cable are as follows:

Signal Name	Pin at Jl	Pin at BC05-M
Transmit +	λλ	5
Transmit -	KK	2
Receive +	K	7
Receive -	s	3
Reader Run +) For LT33	PP	6
Reader Run + For LT33 Reader Run - Operation Only	EĒ	4

(Received data after 20mA to TTL level conversion is jumpered at J1 pins E & H.)

The factors limiting the length of cable which may be attached to the 20mA circuits are: a) the total resistance which may be driven or, b) the total capacitance seen by the transmitter and receiver and the selected band rate.

The following information will allow the user to calculate maximum cable distances:

Transmit + to Transmit - 700 \( \Omega\)
Receive + to Receive - 60 \( \Omega\)
Reader Run + to Reader Run - 1220 \( \Omega\)

(LT33 reader circuit has  $1 K \Omega$  refistance which leaves 220 for total cable resistance.)

SIZE CODE NUMBER REY

SP KL8-JA-1

DEC FORM NO DEC 16-(381)-1022-N370

SHEET \_\_\_ O

### **ENGINEERING SPECIFICATION**

CONTINUATION SHEET

KL8-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE

Some Wire Resistances:

Wire Size	Ohms/1000 feet
26 AWG	40.81
24 AWG	25.67
22 AWG	16.14
18 AWG	8.05

Formula for calculating maximum distance due to cable capacitance and baud rate.

$$D_{\text{max}} = \frac{.3 \times 10^{-3}}{C_{\text{c}} \cdot \text{Bd}} - \left(\frac{C_{\text{T}} + C_{\text{R}}}{C_{\text{c}}}\right)$$

Where: D<sub>max</sub> = maximum distance external device may be placed from KL8-JA.

= capacitance of cable per foot. - baud rate.

 $c_R$ = Capacitance across the receiver

capacitance across the receiver circuit in question.

Capacitance across the transmitter circuit in question.  $\mathbf{c}_{\mathbf{T}}$ 

 $C_R$  for M8655 is 2.2 uf if TTY jumper is installed;  $\emptyset$  if not.

Or for M8655 is Ø.

CR and Cr must be determined for external device.

LT33 with reader. The limiting factor in this case is the Reader Run circuit. Using 26 AWG cable, the maximum wire length is 220 or 5390 feet from Reader Run + to Reader. Therefore the maximum cable length is 2695 feet.

SIZE	CODE SP	NUMBER KL8-ja-1	REV

DEC FORM NO DEC 16-(581)-1022-11370 DRA 108

SHEET \_ 9 OF \_13

**ENGINEERING SPECIFICATION** CONTINUATION SHEET TITLE KL8-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE

> Read keyboard buffer dynamic (KRB)
> Performs the combined operations of KCC and KRS. 6<u>XX</u>6

Set teleprinter flag (TFL) Set the transmit flag. 6YY

Skip on teleprinter flag (FSF)
Increments the contents of the program of
to one location beyond the next sequentic
instruction if the transmit flag is set. 6<u>YY</u>1 uential

Clear teleprinter flag (TCF) Clear the transmit flag. 6<u>YY</u>2

Load Teleprinter & Print (TPC)
The least significant bius of the AC are
transferred to a data holding register on the
M8655 and then transmitted. The transmit flag **6 YY4** M8655 and then transmitted. The tries not cleared by this instruction.

Skip if teletype interrupt (SPI)
The next sequential instruction is skipped if
the transmit or receive flag is set and the
interrupt enable flip flop is set. 6<u>YY</u>5

Print character (TLS)
Combination of TCF and TPC performed. 6<u>YY</u>6

### 5.2 Operation

### 5.2.1 Initialize

Initialize (key clear or CAF 6007 instruction) clears the receive flag, transmit flag and status word enable flip-flop, if applicable. It also sets the interrupt enable flip-flop.

Initialize does not reset the transmit or receive circuitry; i.e., if the M8655 were in the process of transmitting or receiving a character, the respective flag is set at the appropriate time despite the issuance of initialize. This circuitry is cleared only when power is first applied to the PDP8.

SIZE CODE NUMBER KL8-JA-1 REV

DEC FORM NO DEC 16-(381)-1022-N370

SHEET 11 OF 13

ENGINEERING SPECIFICATION

CONTINUATION SHEET

KL8-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE

2. High speed terminal (9600 bat tance in either its transmitt The limiting factor is cable this example cable capacitance is 30 pf/ft.

 $D_{\text{max}} = \frac{.3 \times 10^{-3}}{30 \times 10^{-12} \ 9600} - \frac{\text{g}}{30 \times 10^{-1} \text{z}} = \frac{.3 \times 10^{-3}}{.280 \times 10^{-6}} = \frac{1040}{\text{ft}}.$ 

4.6 Module Setup - Jumpers and Switches

Refer to Dwg. D-CS-M8655-Ø-1, Sheet 1.

### 5.0 Programming

### 5.1 Instruction Set

6<u>XX</u>1

6<u>XX</u>2

Clear keyboard flag (KCF) 6XXØ

Receiver flag is cleared without clearing the AC or enabling the reader.

Skip if keyboard flag is set (KSF)
Increments the program counter to one location
beyond the next sequential instruction if the
receiver flag is set.

Clear keyboard flag and set reader run (KCC) Clear the receiver flag, and AC, and enable the reader.

6<u>XX</u>4

Read keyboard static (KRS)
Performs inclusive or of the receiver register
and the AC leaving the result in the AC.

6XX5-AC11

Set/Clear Interrupt enable (KIE) Loads AC bit 11 into the interrupt enable flip flop on the M8655. (1) = enable,  $(\beta)$  = disable.

Set/Clear status enable (KSE). 6XX5-AC10

Set/Clear status enable (KSE).

Loads AC bit 1# into status enable flip flop on M8655. (1) = enable, (#) = disable. With SWD jumper installed, the status enable flop set causes the status word to be loaded into AC bits #-3 when a character is read (KRS or KRB inst.).

SIZE CODE NUMBER KL8-JA-1

DEC FROM 100 DEC 10-(501)-10 DBA 100

SHEET 10 OF 13

### ENGINEERING SPECIFICATION

CONTINUATION SHEET

RLS-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE

### 5.2.2 Status Word

This section applies only when the "SWD" jumper is installed on the M8655. (When this jumper is out, the read status logic is disabled.) Error status is read with the data bits when a read IOT is issued (KMS or KMS) if the status enable flip-flop was previously set.

Inclusive or of the three error conditions. 1 = error. ACE

Parity error (If NP jumper is not installed, this bit will always receive a zero.)

Framing Error = 1 if a legal stop bit was not detected (a space was detected half way through Stop Bit 1). AC2

Overrun Error = 1 if the receive flag was not cleared prior to the character now being read (one character transmitted after another by the teletype without the first being read by the computer). AC3

ı	ACD	ACI	AC2	AC3	AC4	AC5	AC6	AC7	AC8	AC9 AC10 AC1
	Error	Parity Error	Framing Error	Overrun Error	MSB	←		Data	Bits	> LSE

AC After KRS or KRB Instruction With Status Enabled

NUMBER SIZE CODE

DEC FORM NO DEC 16-(381)-1022-N370

SHEET -2 OF

REV

### **ENGINEERING SPECIFICATION**

CONTINUATION SHEET

TITLE

KL8-JA TERMINAL CONTROL/ASYNCHRONOUS DATA INTERFACE

### 5.2.3 Receive Flag

The receiver flag is cleared by key clear, or the CAF, KCF, KCC, and KRB instructions.

The receiver flag is set half way through the first stop bit of the characters being transmitted by the external device. This differs from the operation of earlier serial interfaces in that they did not look for framing errors and therefore could set the receiver flag half way through the most significant bit.

### 5.2.4 Reader Run

Reader Run is typically set when the previously read character is read into the AC. It is cleared when the start bit of the character to be read is detected. (Cleared half way through the start bit.)

### 5.2.5 Transmit Flag

The Transmit flag is cleared by initialize, or the TCF and TLS instructions.

The Transmit flag is set by the TFL instruction or anytime the Transmitter buffer is empty. (The transmission may or may not have occurred at this time.

When a character is to be transmitted to the external device, the character is received by the M8655, loaded into the transmit buffer, then loaded into the shift register from which the actual transmission occurs.

The first character being transmitted goes almost immediately from the transmit buffer to the shift register and the transmit flag is set. If another character is transferred from the computer at this time, the transmit flag is next set at the completion of the first transmission. (The transmit buffer is again empty.)

SIZE CODE NUMBER REV

## ENGINEERING SPECIFICATION CONTINUATION SHEET TITLE Set switches "RECEIVE"& "TRANSMIT" to the customer specified device codes as illustrated on sheet 1 of the circuit schematic. Set baud rate as specified by customer as shown on sheet 1 of circuit schematic. Install jumpers that are required by the customer. Parity, even parity, bits/character, fill characters TTY jumper and error status word. Ref. sheet 1 of circuit schematic. Be sure power is off in PDPS E/M/F and insert the M8655 into the omnibus according to PDP 8E maintenance manual Vol. 1 table 2-5. III. Acceptance procedure A. Load Maindec 08-DIKLA-A-PB (Loop Back Test) using normal binary loading procedures. Run diagnostic according to the Maindec write-up Maindec 08-DIKLA-A-D. Run at customers specified band rate for 1 pass in 20 MA mode, and 1 pass in EIA mode. (See mote 1) No errors are acceptable. B. If the KL8-JA is shipped with a teletype, lead Naindec #8-DIKLB-A-PB using normal loading precedures. Run program 4 according to the maindec's write up, Maindec-#8-DIKLB-A-D. 2. No errors are acceptable. C. If the KL8-JA is shipped with a VTOS load, Maindec 08-DGVSA-B-PB using normal binary loading procedures. Run diagnostic for 1 complete pass according to the Maindec's writeup, Maindec 08-BGV5-B-D. 2. No errors are acceptable. If the KL8-JA is shipped with a serial LA30, load Maindec-08-DHLAA-A-PB using nermal binary leading procedur A-17-5 3 00 4

**ENGINEERING SPECIFICATION** CONTINUATION SHEET **ENGINEERING SPECIFICATION** TITLE TITLE Run diagnostic for 1 complete pass according to the Maindec's writeup, Maindec-08-DHLAA-A-D. 2. No errors are acceptable. J1 connections for 20MA loop back test mode  $E\!-\!H$   $K\!-\!KK$   $S\!-\!AA$ A. Shipping Hardware J-AA
J1 connections for EIA loop back test mode
E-M
F-J B. Shipping Software

SIZE CODE

DEC FORM NO DEC 16-(381)-1022-N370

SP

NUMBER

SHEET 4 OF

KL8-JA-2

1

Ī	FM	GINEED	ING SPECIFIC	ATION				
	_						DATE 9/24/	73
1		KL8-JA	FIELD SERVICE	AND IN HOUSE	ACCEPTAN	PROC	EDURE	
	REV	<u> </u>	DESCRIPTION	REVISIONS CHG NO	ORIG	DATE	APPD BY	DATE
is white or is get as the basis for the memberships or said of fermal willes parameters.								
	ENG B	ob Regan	APPQ ; [	Sech 1º	ZE CODE	NI ET.A	UMBER	REV
•		1070-4071			7 25	700	- UN-2	

CONTINUATION SHEET

Define the procedure for installing and accepting the  $KL8\text{-}J\triangle$ Unpacking and Installation KL8-JA (M8655 Terminal Control/asynchronous interface) 1. KL8-JA Print set 2. Maindec #8-DIKLA-A (KL8-JA LOOPBACK TEST) 3. Maindec #8-DIKLB-A (KL8-JA teletype test) Maindec #8-DGV5A-B (VT05 terminal diagnostic)
Note: Shipped only if KL8-JA used as VT05 interface. Maindec-#8-DHLAA-A (LA30 control/exerciser test)
Note: shipped only if KL8-JA used as LA30 interface. C. Test hardware and software required. PDP E/F/M with at least 4K R/W memory and a programmers console. 2. All applicable items listed under A and B above. D. Unpack and inspect module for physical damage. SIZE CODE SP DEC FORM NO DEC 16-(381)-1022-N370

	TITLE																	5	4	ω	2	μ	ITEM	ENG DATE	O S A A			
	LE TERMINAL CONTROL/ASYNC DATA INT																	MAINDEC-08-DIKLA-A-PB	MAINDEC-08-DIKLA-A-D	MAINDEC-08-DIKLB- PB	MAINDEC-08-DIKLB-A-D	B-DD-KL8-JA	DWG NO. / PART NO.	K, Ker 1/4/74	BY/. ( -4-74	ACCES	MAYNARD. N	DIGITAL EQUIPM
	SHEET 1 OF 1 DIST.																	KL8-JA LOOP BACK TEST PAPER TAPE	KL8-JA LOOP BACK TEST DOCUMENT	KL8-JA TELETYPE TEST / P	KL8-JA TELETYPE TEST - DOCUMENT	KL8-JA PRINT SET (LATEST REV)	DESCRIPTION	DATE 1/4/74 ISSUED SECT. FIN PAREAD-IN-MODE	1-4-74 SECTION PB PAPER TAPE		MAYNARD MASSACHUSETTS DU DOCUMENT CHANGE	ENT CORPORATION LEGEND
ł	МU КЦ8-JA-4																											
ŀ	P-A	╟	+	╁	-	┝	-	-	-	_	<u> </u>	-	┢	├	┢		╁		$\vdash$	$\vdash$	$\vdash$	_	<u> </u>		·····	············		QUANTITY
}	┩╒		$\dagger$	$\vdash$	$\vdash$	$\vdash$	$\vdash$		<u> </u>											T	T							Z
	_ ~		T		Ī	T																						]=
																			<u> </u>									1 /
												L	L	L	_	L	<u> </u>	Ļ_	<u> </u>	L	L	Ļ,	_	<u> </u>	.0.4			M
ł	RE																							CHE				VARIATION
}		L					L							_		<u>L</u>	_	<u> </u>	<u> </u>	1							1561	15
}	ECO NO	1																					i	TALL				Z

•