

MAINDEC-08-DO5B-D

IDENTIFICATION

Product Code: MAINDEC-08-DO5B-D  
Product Name: Random JMP-JMS Test  
Date Created: December 28, 1967  
Maintainer: Diagnostic Group  
Author: R. Green



1. ABSTRACT

This is a diagnostic program to test the JMS instruction of the PDP-8. Random FROM and TO addresses are selected for each test. The JMP instruction is tested in that each test requires a JMP to reach the JMS.

2. REQUIREMENTS

2.1 Equipment

PDP-8 equipped with Teletype.

2.2 Storage

Locations 0000 - 0574

The Binary Loader must be stored in the last memory page.

2.3 Preliminary Programs

It is assumed that MAINDEC 08-D01(n), 08-D02(n), 08-D03(n), and 08-D04(n) have been run successfully.

3. LOADING PROCEDURE

3.1 Method

Use the standard Binary Loader

4. STARTING PROCEDURE

4.1 Control Switch Settings

- SR0 Halt on error.
- SR2 Hold the FROM address constant (1).  
Select random FROM addresses (0).
- SR3 Hold the TO address constant (1).  
Select random TO addresses (0).

4.2 Starting Address

0200

Restart Address - 0215

4.3 Operator Action

- a. Set SR to 0200 and press LOAD ADDRESS.
- b. If it is desired to set either SR2 or SR3, the FROM or TO address may be specified by entering the address into the locations shown below.

FROM = Location 130

TO = Location 126

If SR2 or SR3 is set after the program has been started, the last address taken from the random number generator is used repeatedly.

- c. Push START.

5. OPERATING PROCEDURE

Same as section 4.

6. ERRORS

6.1 Error Halts

All unused memory locations are loaded with HLT instructions. If the program executes one of these background HLTs, it is probable that the interrupt failed to occur following the JMS instruction. The FROM and TO address may be checked at any time to locate the test JMS instructions.

6.2 Error Printouts

F xxxx TO yyyy

(TO) = mmmm

(nnnn) = rrrr

6.2.1 Explanation

(FROM) F xxxx: xxxx = address of JMS instruction being tested.

(TO) TO yyyy: yyyy = address that the JMS instruction is going to.

(TO) = mmmm; mmmm = the contents of the address TO. This should equal xxxx + 1.

(nnnn) = rrrr: nnnn is the address minus one that was stored in location 0000 during the interrupt. rrrr is the content of address nnnn.

6.2.2 Examples

- a. The following is a forced error printout where no error occurred.

F 5236 TO 6354

(TO) = 5237

(6354) = 5237

The test JMS instruction was in location 5236. The JMS was trying to jump to location 6354. The contents of TO (location 6354) was 5237. This is correct since the PC is stored on a JMS instruction.

To gain any knowledge from the third line of the printout, the user must understand the sequence of events when a JMS instruction is followed by an interrupt. As an end result of this sequence, the address of the location following the cell where the PC is stored is placed into cell 0. To derive this third line of the printout, the address in cell 0 is decremented by one and printed on the Teletype; then the contents of that address are printed.

- b. The following is a typical error printout.

F 5236 TO 6354

(TO) = 7402

(4354) = 5237

Line 1 is simply a statement of the problem. Line 2 says that the contents of location 6354 are not 5237 as they should be, but are 7402 instead. 7402 is a HLT instruction. Since memory is filled with a background of HLT orders, it is evident that the PC was not stored in location 6354 during the JMS.

Line 3 of the printout reveals where the PC was stored. Since on the interrupt 4355 was stored in location zero and (4354) contains the correctly stored PC, 5237, it is apparent that a jump error occurred. The JMS instruction should have jumped to 6354, but it actually jumped to 4354. Bit 1 was lost.

- c. The following is another typical error printout.

F 5236 TO 6354

(TO) = 7237

(6354) = 7237

Line 1 is again simply a statement of the problem. Line 2 says that the contents of location 6354 are not 5237 as expected, but are instead 7237. Since the contents are not a HLT order, 7402, it is evident that the PC was stored here, but the number stored was wrong. Comparing the good (5237), and the bad (7237), it is apparent that bit 1 was "picked up" during the store PC operation of the JMS instruction.