

**DIGITAL EQUIPMENT CORPORATION**  
MAYNARD, MASSACHUSETTS

**ENGINEERING SPECIFICATION**

TITLE MSS-C 32K PDP-8 MOS MEMORY ENGINEERING SPECIFICATION      DATE 18 July 77

REVISIONS					
REV	DESCRIPTION	CHG NO	ORIG	DATE	APPD BY

ENG. *Bill Earl*      APPD *J. J. ...*      SIZE CODE **A**      NUMBER **MSS-C-2**      REV  
DEC FORM NO. EN-91025-14-0370-1001      DRA 108      SHEET 1 OF 7

**ENGINEERING SPECIFICATION**

TITLE MSS-C 32K PDP-8 MOS MEMORY ENGINEERING SPECIFICATION

**GENERAL DESCRIPTION:** The MSB-C is a 32K X 12 MOS memory using 4096 bit MOS RAM's, packaged on a standard hex module and designed to interface to the PDP-8 OMNIBUS. It requires +5 and -15 Volts.

**DETAILED SPECIFICATIONS**

**PACKAGING:** DEC standard hex module. Multilayer printed circuit board with inner layers distributing the +12V, +5V, -5V and ground. The module has a standard metal handle with retractors.

**ADDRESS SPACE:** May be 16K or 32K by 12 bits. For any of these options, the address space may be programmed by a dip switch to start on any 16K boundary from 0 to 128K. The memory size is programmed by a machine insertable jumper.

**STORAGE DEVICE:** The MSB-C uses the 16 pin, address multiplexed, dynamic 4096 bit MOS RAM as the storage device.

**INTERFACE:** The control logic is designed to provide complete timing for the RAM's. Connections are made on Connectors A thru E as outlined in Table I. It will perform Fetch, Defer and Execute cycles in accordance with the OMNIBUS specification. In addition, the logic will perform refresh cycles, every 13.5 usec synchronized to be hidden in between the Read and Write half of any cycle. The control, to insure data integrity, forces asynchronous refresh cycles if the processor timing is halted due to a halt or an I/O stall.

Refresh is resynchronized with the processor by the use of the MTS Stall line. The processor timing is stalled at TPI from 0 to 500 nsec on restart.

ROM ADRS L allows a ROM to overlay memory locations. The control performs a memory cycle but no data is put on the MD bus.

SOURCE H is used as the memory go signal and also is used to clear the MD bus at the start of a Fetch, Defer or Execute cycle.

The control requires initialization upon power up which is done by a positive transition on the POWER OK H line. The memory is ready for operation a maximum of 2.5 msec after POWER OK H. The memory is volatile so if power is lost, the memory data is lost.

The memory requires +5V, -15V and Ground to operate. The memory array requires +12V, -5V, +5V and Ground to operate. The module generates -5V from -15V through a fixed regulator. The +12V is generated from +5 through a switching regulator. The least significant bit of the refresh counter alternately drives a pair of transistors switches connected to a 1:3 step up transformer. The voltage on the secondary is rectified and put into a fixed 12V regulator. The drive transistors are controlled to not turn on unless the +5V is greater than 3.8V to prevent current surges on the +5 supply.

DEC FORM NO. EN-91025-14-0370-1001      DRA 108      SHEET 2 OF 7

**ENGINEERING SPECIFICATION**

TITLE MSS-C 32K PDP-8 MOS MEMORY ENGINEERING SPECIFICATION

They also are turned off if the -5V supply falls below -3V to protect the MOS RAM's. An etch inductor and a pair of capacitors between the transformer center taps and +5V prevents switching noise from being injected onto the +5V supply lines. DAI and EPI are the -5V margin and +12V margin control pins. Supplying a bi-directional voltage to these pins allows margining of the array during manufacturing test.

Both the -5V and the +12V supplies start automatically upon power up. Asynchronous refresh is also started automatically upon power up.

All MA and ENA lines are terminated with a clamp diode to prevent undershoot. BANK SEL 0L thru BANK SEL 3L are pulled up to +5 by a 10K resistor since they are unterminated in systems not extended beyond 32K.

For manufacturing margining purposes, nodes in two resistor networks determining RAM timing are brought through buffer resistors to pins AA1 and BA1, T MARGIN 1 and T MARGIN 2.

Test points from the board position switches are brought to the E connector for manufacturing test, as is a refresh disable line, EA1, and the refresh oscillator output, DB1.

Four test points are brought to the connectors for the purpose of adjusting the internal timing on the module. They are TRAS L at CA1, TMUX L at AB1, TDSTBIL at BB1 and LOCKOUT L at CB1. These timing adjustments are made at module test.

**POWER:** The memory requires +5V ± 5% and -15V ± 10% inclusive of all aberrations. The current required for operating and standby is shown below, assuming a maximum operating frequency of .83 MHz.

	16K			32K		
	OPERATE TYP	OPERATE MAX	STANDBY TYP	OPERATE TYP	OPERATE MAX	STANDBY TYP
+5V	2.3 A	3.3 A	1.7 A	2.6 A	3.5 A	2.0 A
-15V	.05A	.07A	.05A	.07A	.07A	.05A
TOTAL WATTS	12.3 W	17.6 W	9.3 W	14.1 W	18.6 W	10.8 W

**SPEED:** The access time assumes that no stall has occurred and is measured from SOURCE H to memory data on the MD lines.

Taccess: 285 nsec Max  
265 nsec Typ

Tcycle: 1.2 usec Max Fetch Cycle  
1.4 usec Max Execute Cycle

DEC FORM NO. EN-91025-14-0370-1001      DRA 108      SHEET 3 OF 7

**ENGINEERING SPECIFICATION**

TITLE MSS-C 32K PDP-8 MOS MEMORY ENGINEERING SPECIFICATION

**MTBF:** Calculated by DEC Part Count method using F = .5%/1000 Hours for Ground Fixed MOS RAM and F = .3%/1000 Hours for Ground Benign.

	GROUND BENIGN	GROUND FIXED
16K X 12	48.3K Hours	23.4K Hours
32K X 12	28.5K Hours	15.0K Hours

**ADJUSTMENTS:** The internal memory timing is adjusted at module test by the removal or insertion of a resistor in the timing generators.

TRASL CA1	To	THUXL AB1	REV
25nsec ≤ T <sub>D</sub> ≤ 45nsec	OK		
T <sub>D</sub> ≤ 25 nsec	Insert R100		
TRASL CA1	To	TDSTBIL BB1	REV
200nsec ≤ T <sub>D</sub> ≤ 220nsec	OK		
T <sub>D</sub> > 220nsec	Cut R92 Out		
T <sub>D</sub> ≤ 200nsec	Insert R140		
TRASL CA1	To	LOCKOUT L CB1	REV
130nsec ≤ T <sub>D</sub> ≤ 150nsec	OK		
T <sub>D</sub> > 150nsec	Insert R88		
T <sub>D</sub> ≤ 130nsec	Cut R87 Out		

**MARGINS:** The memory should operate with all permutations of +5 ± 5% and -15V ± 10% with any program and stored content. It should also run at +5V and -15V with Pins AA1 and BA1 tied to any voltage source between ground and +5V, with any program and stored contents.

DEC FORM NO. EN-91025-14-0370-1001      DRA 108      SHEET 4 OF 7

Copyright © 1977 Digital Equipment Corporation. This document contains confidential proprietary information of DEC. This information shall not be disclosed to persons outside the employ of DEC, or used in the design, production or manufacture of products of DEC, without the prior written permission of DEC.



THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION.  
 COPYRIGHT © 1977, DIGITAL EQUIPMENT CORPORATION

MB417-AA (16K)  
X = SWITCH OPEN OR OFF

	E62-1	E62-2	E62-3	E62-4	E62-5	E62-6	E62-7	E62-8
0-16	X							
16-32		X						
32-48			X					
48-64				X				
64-80					X			
80-96						X		
96-112							X	
112-128								X

MB417-BA (32K)  
X = SWITCH OPEN OR OFF

	E62-1	E62-2	E62-3	E62-4	E62-5	E62-6	E62-7	E62-8
0-32	X	X						
16-48		X	X					
32-64			X	X				
48-80				X	X			
64-96					X	X		
80-112						X	X	
96-128							X	X

- NOTES:
- MODULE DESIGNATION: MB417-AA = MB417-AB, -AC, -AD, -AE, ETC.  
16K MOS MEMORY  
REFERENCE DESIGNATIONS NOT USED:  
E101 E201 E301 E401  
E103 E203 E303 E403  
E105 E205 E305 E405  
E107 E207 E307 E407  
E109 E209 E309 E409  
E111 E211 E311 E411  
E113 E213 E313 E413  
E115 E215 E315 E415  
E117 E217 E317 E417  
E119 E219 E319 E419  
E121 E221 E321 E421  
E123 E223 E323 E423
  - MODULE DESIGNATION: MB417-BA = MB417-BB, -BC, -BD, -BE, ETC.  
32K MOS MEMORY
  - ALL 8837'S HAVE PINS 7 & 9 GROUNDED.
  - TIMING RESISTORS R87 AND R92 MAY BE REMOVED AT MODULE TEST FOR TIMING ADJUSTMENTS.
  - TIMING RESISTORS R88, R100, R140 MAY BE INSTALLED AT MODULE TEST FOR TIMING ADJUSTMENTS.

JUMPER CONFIGURATIONS

JUMPER	MB417-AA (16K)	MB417-BA (32K)
W2	X	X
W3	X	X
W4	X	X
W9	X	X
W10	X	X
W11	X	X


ALL JUMPERS ARE MACHINE INSERTABLE.  
 THESE JUMPERS ARE REMOVED:  
 W1, W5, W6, W7, W8, W12, W13, W14, W15, W16  
 X = JUMPER INSTALLATION

IC PIN LOCATIONS

IC TYPE	GND	+5	-5	+12
555	1	8		
7493	10	5		
74LS75	12	5		
8640	1	8		
75107B	7	14	13	
MK4027	16	9	1	8
OTHER 16 PIN IC'S	8	16		
OTHER 14 PIN IC'S	7	14		
75451	4	8		

SPARES





R88	3.16K 1/4W 1% MF	13-03045-00
R100	6040 1/4W 1% MF	13-13155-00
R140	1.21K 1/4W 1% MF	13-02871-00



REV.	CHG.	NO.	REV.
B			
C			
D			
E			
F			
G			
H			
I			
J			
K			
L			
M			
N			
O			
P			
Q			
R			
S			
T			
U			
V			
W			
X			
Y			
Z			

DRN. ANGEL	COLM	4/23/77	FIRST USED ON	MSB-C
CHK'D	J. COE	7/1/77	TITLE	PDP8 MOS MEMORY
ENGR.	J. COE	7/1/77	SCALE	NONE
PROJ. ENGR.	J. COE	7/1/77	SIZE	100B
PROD. ENGR.	J. COE	7/1/77	SHEET	OF 14
NEXT HIGHER ASSY.			DIST.	
17-DD-M8417-0			NUMBER	M8417-0-1
SCALE	NONE		REV.	E

"THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1977, DIGITAL EQUIPMENT CORPORATION"



REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	(TIM B) PDP8 MOS MEMORY	SIZE CODE	D 33	NUMBER	M8417-0-1	REV.	E
SCALE	NONE	SHEET	2 OF 14	DIST.			

