

**digital**

**RX01**

**Engineering Drawings**


**Digital Equipment Corporation**

The material herein is for information purposes only and is subject to change without notice. Digital Equipment Corporation assumes no responsibility for any errors which may appear herein.

These drawings and specifications herein are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.  
Copyright © 1975, Digital Equipment Corporation








TITLE	SHEET	SIZE CODE	NUMBER	REV
RX01 FLOPPY DISK DRIVE	2 OF 3	B DD	RX01-0	B



"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE CONSTRUCTION OF ANY ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION"

**NOTES:**


- ⊙ REPRESENTS A 1/8 DIA PAD LOCATED ON SIDE 2 UNLESS OTHERWISE SPECIFIED
- A. ALL RESISTORS ARE 1/4 W, ± 5%  
B. ALL UNUSED PINS FOR J1 ARE TIED TO GND
- INSTALL JUMPER W1 AFTER MODULE TEST
- POINT E67 1/8" ABOVE SURFACE OF MODULE



23-11A2	7	16
2 02	9	10
3 40	8	8
74125	5	16
74124	5	16
74121	8	16
74124	8	16
74123	5	16
4-103	11	4
74H106	13	5
7483	8	16
74150	12	24
7442	8	16
8866	8	16
74193	8	16
74154	12	24
IC TYPE	GND	+5V

GND AND 5V ARE USUALLY PIN 7 AND 14 RESPECTIVELY EXCEPTIONS ARE STATED ABOVE

IC PIN LOCATIONS



REV 1-0-92LW 2

DATE 11/29/75

DESIGNED BY: [Signature]

CHECKED BY: [Signature]

APPROVED BY: [Signature]

CHARLES YOUSE

12-15-75

M7726-00004 IE

P. KOTSCHENTHER

5/24/75

M7726-00002 C

M7726-00003 D

M7726-00001 B

M7726-00004 IE

M7726-00001 B

M7726-00002 C

M7726-00003 D

M7726-00004 IE

M7726-00001 B

M7726-00002 C

M7726-00003 D

M7726-00004 IE

QTY	REF. DESIGNATION	DESCRIPTION	PART NO.	ITEM NO.
PARTS LIST				
	ETCH BOARD REV. B			
FIRST USED ON OPTION MODEL: 7726				
DATE: 11/29/75				
DRAWN BY: [Signature]				
CHECKED BY: [Signature]				
APPROVED BY: [Signature]				
TITLE: FLOPPY DISK CONTROLLER				
DRAWING NO.: DCS M7726-0-1				
SCALE: 1:1				
SHEET 7 OF 9				

SEMICONDUCTOR CONVERSION CHART

DCS M7726-0-1

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974, DIGITAL EQUIPMENT CORPORATION.

PARTS LIST

QTY	REF	DESIGNATION	DESCRIPTION	PART NO.	ITEM
	REF		X-Y COORDINATE HOLE LOCATION	KCO-M7726-B-4	1
	REF		ASSY/DRILLING HOLE LAYOUT	D-AH-M7726-B-5	2
	REF		MODULE ECO HISTORY	B-MH-M7726-B-6	3
1			ETCHED CIRCUIT BOARD	5011390	4
1	J3		RECEP 36 PIN (BENOEK)	8-MD-559 07-1	5
1	J2		I/C SOCKET, 16 PIN BOLD, LOW PROFILE	1211813-02	6
1	M37		RES 10K 1/4W 5% CC	1300479-00	7
3	C 99, C96 - C102		CAP 6.8 uF 35V 10% S.TANT	1005306-00	8
93	C1 - C93		CAP .01 uF 50V AXIAL CER	1001610-00	9
1	C95		CAP 12PF 100V 5% CC	1002087-00	10
3	D1 - D3		DIODE 1N4004	1105796-00	11
1	D4		DIODE 1N746A 3.8V 5%	1104860-00	12
1	E 39		RES 100 1/2W 5% CC	1300228-00	13
3	J4		HEADBR. 2PIN (MALE)	1212204-00	14
8	E2, E4, E6, E8, E10 E12, E14, E16		RES 470 1/4W 5% CC	1300316-00	15
6	E27, E29, E31, E47, E52 E43, E41, E45		RES 390 1/4W 5% CC	1300309-00	16
5	E1, E49 - E51, E57		RES 3K 1/4W 5% CC	1300432-00	17
3	E70, E28, E30, E38 E42, E48, E46, E44, E53		RES 180 1/2W 5% CC	1301322-00	18
8	E3, E5, E7, E9, E11 E13, E15, E17		RES 520 1/4W 5% CC	1301775-00	19
1	E35		RES 300 1/4W 5% CC	1301425-00	20
3	E18 - E25		RES 2K 1/4W 5% CC	1302388-00	21
1	E34		RES 261 1/4W 1% MF	1302873-00	22
1	E33		RES 287 1/4W 1% MF	1305124-00	23
1	E47		RES 32K 1/2W 5% CC	1303179-00	24
3	E54 - E56		RES 1K 1/2W 5% CC	1300345-00	25
1	E48		TRANS 1N4148	1507205-00	26
1	E41		TRANS 1N4148	1507206-00	27
1	E45		TRANS 1N4148	1905597-00	28
5	E43		I.C. 74122	1905575-00	29
2	E42, E64		I.C. 74123	1905576-00	30
1	E73		I.C. 74154	1905580-00	31
1	E55		I.C. 74155	1905585-00	32
1	E54		I.C. 74156	1909004-00	33
3	E68, E70		I.C. 74150	1909056-00	34
3	E50, E72		I.C. 74111	1909267-00	35
5	E9, E69, E78, E79, E92		I.C. 74174	1909667-00	36
1	E39, E16		I.C. 74134	1909586-00	37
1	E 5		I.C. 74154	1909701-00	38
2	E1, E7		I.C. 8241	1909705-00	39
1	E61		I.C. 74124	1909931-00	40
3	E74, E92		I.C. 74156	1910011-00	41
4	E88, E85, E90, E9		I.C. 74175	1910015-00	42
2	E27, E37		I.C. 8241	1909934-00	43
1	E22		I.C. 74122	1910546-00	44
1	E65		I.C. 74137	1910591-00	45
1	E49		I.C. 74154	1910153-00	46
2	E11, E12		I.C. 74123	1910155-00	47
2	E97, E98		I.C. 74189	1910394-00	48
1	E58		I.C. 74110	1910408-00	49
3	E80, E81, E87		I.C. 741103	1910409-00	50
1	E42		I.C. 74122	1910432-00	51

REVISIONS		
CHK	CHANGE NO	REV


PARTS LIST

QTY	REF	DESIGNATION	DESCRIPTION	PART NO.	ITEM
2	E45, E46		I.C. 74194	1910623-00	52
8	E23, E24, E25, E26 E30, E31, E32, E36		I.C. 74161	1910650-00	53
3	E84, E85, E86		I.C. 74174	1910652-00	54
7	E53		I.C. 74127	1910878-00	55
3	E28, E38, E44		I.C. 74175	1910651-00	56
2	E10, EGG		I.C. 8240	1911469-00	57
1	E33		I.C. 2102 680 NS	2111318-02	58
					59
6	E35, E39, E62, E63 E73, E83		8PINS IC SPACER		60
1	E67		CRYSTAL OSCILLATOR 20MHZ	1811660-00	61
7	E41, E71, E93, E52		I.C. 74137	1910544-00	62
1	E51		I.C. 74110	1909057-00	63
1	E77		I.C. 74110	1909058-00	64
					65
NR			750 ANG BOLD WIRE (RED)	310290-55	66
1	J1		CONN 40 PIN ET ANG. HDG	1209941-02	67
1	(J1)		LATCH, LEFT FOR ET ANG. HDG	1209941-03	68
1	(J1)		LATCH, RIGHT FOR ET ANG. HDG	1209941-04	69
1	E13		I.C. 256 X 4 ROM FLD0L	23111A2	70
1	E3		I.C. 256 X 4 ROM FLD0H	23112A2	71
1	E14		I.C. 256 X 4 ROM FLD1C	23257A2	72
1	E4		I.C. 256 X 4 ROM FLD1H	23258A2	73
1	E15		I.C. 256 X 4 ROM FLD1L	23115A2	74
1	E5		I.C. 256 X 4 ROM FLD2H	23116A2	75
1	E16		I.C. 256 X 4 ROM FLD3L	23117A2	76
1	E6		I.C. 256 X 4 ROM FLD3H	23118A2	77
1	E17		I.C. 256 X 4 ROM FLD4L	23259A2	78
1	E7		I.C. 256 X 4 ROM FLD4H	23260A2	79
1	E18		I.C. 256 X 4 ROM FLD5L	23112A2	80
1	E8		I.C. 256 X 4 ROM FLD5H	23112A2	81
1	R33		RES 150 1/4W 5% CC	1300250-00	82

SPARE I.C. GATES			
TYPE	LOCATION	PINS	DESCRIPTION
74104	E61	1,2	INVERTER
74104	E64	12,13	INVERTER
74104	E76	12,13	INVERTER
74104	E11	1,2,3,8,9,18	2 INPUT AND
74104	E72	1,2,3,9,5,6,8,18	2 INPUT NAND
74137	E65	8,9,18	2 INPUT NAND BUFFER
8881	E2	8,9,18	2 INPUT NAND G.C.
74110	E51	3,4,5,6	3 INPUT NAND
74140	E77	1,2,4,5,6	4 INPUT NAND BUFFER
74102	E64	4,5,6	2 INPUT NOR
8640	E66	2,6,7,11,12,13,3,5,6	2 INPUT NOR RCVR
74127	E53	1,2,12,13	3 INPUT NOR
74106	E92	9,5,6	2 INPUT XOR
74106	E74	1,2,3,9,5,6	2 INPUT XOR
74154	E73	1,2,3,4,5,6	DTYPE FLIP FLOP
741106	E58	1,2,3,4,14,15,16	J K FLIP FLOP
74123	E42	1,2,3,4,13,14,15	ONE SHOT

ALLOWABLE SUBSTITUTIONS					
PREFERRED			REPLACEMENT		
TYPE	ITEM #	P.N.	TYPE	P.N.	
74104	48	1910396-00	3101A	1910653-00	
74123	48	1910396-00	8725	1911162-00	

"THIS DRAWING AND SPECIFICATIONS HEREBY ARE THE PROPERTY OF DCS. NO PART THEREOF IS TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF DCS. © 1974 DCS. ALL RIGHTS RESERVED."



REVISIONS		
CHK	CHANGE NO.	REV.



1-Ø-9ZLLWS02

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION

The schematic diagram illustrates the internal logic of a Floppy Disk Controller (D4), organized into eight horizontal sections (A through D). Key components and connections include:


- Counters and Registers:** Multiple 74193 decade counters, 74198 shift registers, 74199, 74196, and 74194 comparators are used for address generation and data handling.
- Logic Gates:** Various NAND (7400, 7410) and OR (7402, 7403) gates are used to combine control signals and generate internal logic.
- Control Signals:** Signals like `INIT + PC H`, `INIT + PC AL`, `INIT + PC CL`, `END WIND L`, `MIS CLK (1) L`, `SEP CLK (1) H`, `SEP DATA (1) H`, `SEP DATA (1) L`, `C0 (1) L`, `CLK SEC BUF L`, and `SEC BUF OVLW H` are distributed throughout the circuit.
- Data Paths:** The diagram shows the flow of `LS DATA` (LSB, MSB), `ADDR REG`, and `DATA WRT IN` through various buffers and registers.
- Timing and Clocking:** A `20 MHz CLK` is provided, along with `HIGH 3`, `HIGH 2`, and `HIGH 1` signals for timing and control.
- Input/Output:** Inputs include `DEV RAW DATA` and `DEV BUSS H`. Outputs include `DATA 1 L` and `SEP DATA (1) L`.

REVISIONS		
CHK	CHANGE NO.	REV.

TITLE	FLOPPY DISK CONTROLLER (D4)	SIZE CODE	DCS M7726-Ø-1	NUMBER	REV.
SCALE		SHEET	4 OF 9	DIST.	


REV. F  
NUMBER  
DCS M7726-Ø-1

THIS DRAWING AND SPECIFICATION, HEREIN, ARE THE PROPERTY OF GENERAL ELECTRIC COMPANY. NO REPRODUCTION OR DISSEMINATION OF THIS DRAWING OR SPECIFICATION IS TO BE MADE IN ANY MANNER OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF GENERAL ELECTRIC COMPANY.



REVISIONS		
CHK	CHANGE NO.	REV.

DCS M 7726-0-1



THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF GENERAL ELECTRIC COMPANY AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE REPRODUCTION OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 GENERAL ELECTRIC COMPANY


1-0-9211W SCD 2

REVISIONS		
CHK	CHANGE NO.	REV.

TITLE FLOPPY DISK CONTROLLER (D6) SIZE CODE DCS M7726-0-1 NUMBER 7 REV. F  
 SCALE 1:1 SHEET 2 OF 3 DWT.

DCS M7726-0-1


THIS DRAWING AND SPECIFICATIONS HEREBY ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF PRODUCTS WITHOUT WRITTEN PERMISSION OF DIGITAL EQUIPMENT CORPORATION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

DCSM77-0-0-1

THIS DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.

THIS DRAWING AND INFORMATION HEREON ARE THE PROPERTY OF BURROUGHS WALKER CORPORATION AND SHALL NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF BURROUGHS WALKER CORPORATION.  
Copyright © 1974, BURROUGHS WALKER CORPORATION

THIS LIST GIVES THE SOURCE AND DESTINATIONS OF SIGNAL NAMES WITHIN THE M7726 PRINT SET. SIGNAL NAMES THAT DO NOT APPEAR ON THIS LIST ARE PRESENT FOR INFORMATION ONLY. THEY DO NOT INDICATE CONNECTIONS TO OTHER POINTS IN THE PRINT SET.

**INTERFACE** REFERS TO SIGNALS ON THE INTERFACE BUSES  
**DRIVE** REFERS TO SIGNALS ON THE DRIVE BUSES  
**POWER SUPPLY** REFERS TO VOLTAGES FROM THE POWER SUPPLY  
**KM11** REFERS TO SIGNALS ON J3 THE MAINTENANCE CONNECTOR

SIGNAL NAME	ORIGIN	DESTINATION			
BTP J M	D7-C1	D4-A5, D5-A6, D6-D6	OB1 (1) M	D5-D4	D7-B8
CLK BAR L	D5-C7	D4-A3	OB3 (1) M	D5-C4	D8-B6
CLK CNTR L	D5-B7	D3-B7, D8-A4	PC 0 (1) M	D6-A1	KM11
CLK CRC L	D5-C7	D7-B7	PC 1 (1) M	D6-A1	KM11
CRTP OVFLW H	D3-C5	D6-D4, D8-C6, D8-B4	PC 2 (1) M	D6-A1	KM11
CLK SEC BUS L	D5-C7	D4-B2	PC 3 (1) M	D6-A1	KM11
CLK SP ADDR REG L	D4-B3	D3-A4	PC 4 (1) M	D6-A1	KM11
CLK SR L	D5-B7	D3-B4	PC 5 (1) M	D6-A1	KM11
CUNTR L	KM11	D7-C7	PC 6 (1) M	D6-A1	KM11
CMC10 (1) M	D7-A1	D4-C6	PC 7 (1) M	D6-A1	KM11
CMC10 (1) L	D7-A1	D7-B7	PC LOAD KN L	D6-D1	D6-A8
C1 (1) AN	D3-A6	D4-B3, D5-B4, D8-D4, D8-C4	ROM OUT 0	D6-D1	D3-C8
C1 (1) L	D3-A6	D3-C5, D3-B7, D7-B8	ROM OUT 1	D6-D1	D3-C8
C0 (1) M	D3-A6	D5-D6, D7-B8, D8-D4, D8-B4	ROM OUT 2	D6-D1	D3-C8
C0 (1) L	D3-A6	D3-C7, D3-A2, D4-B1, D5-B4, D7-B8	ROM OUT 3	D6-D1	D3-C8
		D3-B2, D4-B3, D7-B8, D8-B3	ROM OUT 4	D6-D1	D3-C8
DATA I L	D8-D5	D4-A2	ROM OUT 5	D6-D1	D3-C8
DISABLE ROMS L	TEST PAD	D6-D8	ROM OUT 6	D6-D1	D3-C8
DO INIT L	D8-B4	D4-A4	ROM OUT 7	D6-D1	D3-C8
DRV BUSS M	D5-D4	D4-A4	RX DATA (1) L	D5-C1, INTERFACE	INTERFACE, D8-D8
DRV ERASE M	D5-B1	DRIVE	RX DONE L	D5-D1	INTERFACE
DRV OUT M	D5-C1	DRIVE	RX ERROR L	D5-D1	INTERFACE
DRV LOAD HEAD H	D5-A1	DRIVE	RX INIT L	INTERFACE	D8-B8
DRV STEP L	D5-C1	DRIVE	RX OUT L	D5-D1	INTERFACE
DRV INIT + PC	D8-B6	DRIVE	RX RUM L	INTERFACE	D8-D8
DRV ABOVE TK 43 H	D5-B1	DRIVE	RX SHIFT L	D5-C1	INTERFACE
DRV RAW DATA L	DRIVE	D4-A8	RX TRANSFER REQUEST	D5-D1	INTERFACE
DRV SEL CLK 1 H	DRIVE	D5-B1	RX 12 HIT L	INTERFACE	D8-D8
DRV SEL INDX M	DRIVE	D5-A1			
DRV SKL TRK 0 H	DRIVE	D5-B1	SKC BUF OVFLW H	D4-A1	D8-C6
DRV WT DATA	DRIVE	D5-B1	SKC NUF OUT (1) H	D4-C1	D5-C4, D8-B6
DRV V/T GATE H	DRIVE	D5-C1	SKC NUF M	D5-B8	D5-C4
DRV DEL WT PROT L	DRIVE	D8-C8	SFL 0 (1) M	D3-A6	D5-C8, D6-C8, D8-B6, KM11
			SEL 1 (1) M	D3-B6	D5-C8, D6-C8, D8-B6, KM11
			SEL 2 (1) M	D3-B6	D5-C8, D6-C8, D8-B6, KM11
			SEL J (1) M	D3-B6	D5-C8, D6-C8, D8-B6, KM11
			SEP CLK (1) H	D4-B4	D8-C6
			SEP DATA (1) H	D4-B5	D3-A2
			SR HUB L	D4-B5	D4-A2, D7-A8, D8-C8
			SR LOAD H	D5-B4	D5-C4
			SR NUB (1) M	D3-B3	D3-C4
			SYN INDEX (1) H	D5-A5	D5-C4, D6-C8, D8-C6
					D8-C6
FLAG (1) M	D5-B3	D8-B6	TP3 M	D7-D3	D7-C6, D8-B4, D8-C5
FLD 0 L	D6-D6	D6-A3, D6-A2	TP3 L	D7-D3	D5-B8
FLD 1 L	D6-D6	D6-B1, D6-B2	TP4 M	D7-D2	D8-C3
FLD 2 L	D6-D6	D6-C3, D6-C2	TP4 L	D7-D3	D8-B2
FLD 3 L	D6-D6	D6-A6, D6-A4			
FLD 4 L	D6-D6	D6-B6, D6-B4	WRK CLK CNTR L	D8-C2	D3-B7
FLD 5 L	D6-D6	D6-C6, D6-C4	20 MHZ CLK	D7-C5	D4-C8, D4-D7
HALT M	D7-C3	KM11			
HALT L	KM11	D7-C7			
HIGH 1	D7-C4	D3-D6, D3-D4, D3-C6, D3-C4, D4-A3	GND	POWER SUPPLY	D1-A4
		D4-B1, D5-D5, D6-A8	+5V	POWER SUPPLY	D1-A4, D8-A7
HIGH 2	D7-B4	D4-A5, D5-B7, D5-A7, D5-B4, D7-D5	+7V	POWER SUPPLY	D8-A7
		D7-D4, D7-C4, D7-C5, D8-D5, D8-B3	+10V	POWER SUPPLY	D8-B8
HIGH 3	D7-B4	DR-A5			
HONE M	D5-H2	D4-D8, D4-C8, D4-D7, D4-D5, D8-C6			
INIT + PC A L	D8-A4	D3-C5, D3-B4, D3-A4, D3-A7, D4-B6			
INIT + PC H	D8-A4	D4-B5, D4-B8, D7-C5, D8-B2			
INIT + PC L	D8-A4	D4-D5, D4-C5, D7-D4			
INST 0 (1) M	D3-B6	D4-B3, D5-A5, D6-A8			
INST 0 (1) L	D3-B6	KM11, D8-B5			
INST 1 (1) M	D3-B6	D8-C5			
INST 1 (1) L	D3-B6	KM11			
INST DIS M	D8-B1	D8-B5			
INST DIS L	D8-B1	D8-C5			
INTERT BUSS M	D5-D4	D8-B5			
JUMP L	D8-C3	D7-B8			
I.D. RM + CLK PC L	D8-C1	D8-AH, D1-AH			
I.D. SCATCH PAD L	D5-B6	D1-D1			
MAINT DIS L	TEST PAD	D8-B1			
MIS CLK (1) L	D4-C4	D8-C8			
MUX OUT 0	D3-C7	D8-A8			
MUX OUT 1	D3-C7	D6-A8			
MUX OUT 2	D3-C7	D6-A8			
MUX OUT 3	D3-C7	D6-B8			
MUX OUT 4	D3-C7	D6-B8			
MUX OUT 5	D3-D7	D6-B8			
MUX OUT 6	D3-D7	D6-B8			
MUX OUT 7	D3-D7	D6-B8			

REVISIONS		
CHK	CHANGE NO.	REV.

This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission. COPYRIGHT ©

1976 DIGITAL EQUIR CORR

FIRST USED ON OPTION MODEL	QTY.	DESCRIPTION	PART NO.	ITEM NO.
RXØ1				
PARTS LIST				
DRN <i>W. Henin</i>	DATE 18 FEB. 76	<div style="display: flex; align-items: center;"> <b>DIGITAL EQUIPMENT CORPORATION</b>  <small>MAYNARD, MASSACHUSETTS</small> </div> <p>TITLE <b>FLOPPY CONTROLLER FIRMWARE</b></p>		
CHK'D <i>W. Henin</i>	DATE 15 FEB. 76			
ENG <i>P. K. ...</i>	DATE 2/19/76			
PROJ. ENG. <i>Charles &amp; Jones</i>	DATE 2/23/76			
PROD. <i>Jack Miller</i>	DATE 2/23/76			
NEXT HIGHER ASSEMBLY		SIZE CODE	NUMBER	REV.
SCALE		K SP	RXØ1-Ø-2	
SHEET 1 OF 1		DIST.		

/RX01 FLOPPY CONTROLLER FIRMWARE

/THIS SYMBOL TABLE REPLACES THE NORMAL PAL SYMBOL TABLE AND DEFINES  
/THE INSTRUCTIONS POSSIBLE BY THE RX01 CONTROLLER

/DO INSTRUCTIONS

0002	SET=2	
0000	CLR=0	
0072	ONE=2	
0000	ZERO=0	
0000	I0B0=0	/INTERFACE=DISK BUSS OUTPUT BUFFER
0004	I0B1=4	
0010	I0B2=10	
0014	I0B3=14	
0020	I0B4=20	
0024	I0B5=24	
0030	I0B6=30	
0000	INTERF=CLR I0B0	/I0B0 SELECTS EITHER INTERFACE OR DISK BUSS. CLR= INTERFACE
0002	DISK=SET I0B0	/SET=DISK
0004	ERR=I0B1	/INTERFACE BUFFER DEFINITIONS
0010	XREQ=I0B2	/SET TO INDICATE THAT AN RX01 ERROR HAS OCCURED
0014	I0OUT=I0B3	/SET TO REQUEST AN RX01 WORD TRANSFER
0020	DONE=I0B4	/DIRECTION FOR DATA LINE. SET=TO INTERFACE
0024	SHIFT=I0B5	/SET TO INDICATE RX01 READYNSS TO ACCEPT A COMMAND
0030	SECDAT=I0B6	/SHIFT FOR DATA LINE
		/SELECTS SOURCE FOR DATA OUT OF CONTROLLER ON DATA LINE
		/SET=SECTOR BUFFER CLR=SHIFT REGISTER MOST SIG BIT
0004	WGATE=I0B1	/DISK BUFFER DEFINITIONS
0010	STPHD=I0B2	/WRITE CURRET ENABLE WHEN SET
0014	HDOUT=I0B3	/HEAD STEP. TWO PULSES REQUIRED FOR EACH TRACK
0020	EGATE=I0B4	/DIRECTION OF HEAD MOTION
0024	LOWCUR=I0B5	/ERASE CURRENT ENABLE
		/SPECIFIES WRITE CURRENT LEVEL
0034	UNITS=34	/SELECTS ONE OF TWO DRIVES. UNIT (ZERO)(ONE)
0040	UNHD=40	/DEACTIVATES HEAD LOAD SOLOINOID OF SELECTED DRIVE
0042	LHD=42	/ACTIVATES HEAD LOAD SOLOINOID OF SELECTED DRIVE
0044	BAR=44	/SECTOR BUFFER ADDRESS REGISTER CONTROL
0001	LONG=1	/FORMAT: CLR BAR (SHORT)(LONG)
0000	SHORT=0	/SHORT PRESETS FOR COUNT OF 1024
0002	INCR=2	/LONG PRESETS FOR COUNT OF 4096
		/FORMAT: INCR BAR INCREMENT THE BUFFER ADDRESS REG.

0050	WRBUF=50	/SECTOR BUFFER WRITE CLOCK
0003	START=3	/FORMAT: (STPAT)(PIN) WRBUF
0000	FINE=0	/A 750NS MINIMUM PULSE IS REQUIRED
0054	CRC=54	/CRC REGISTER CONTROL
0057	PRECRC=57	/FORMAT: CRC (ONE)(ZERO) SPECIFIES DATA TO
0055	DATCRC=55	/BE JAMMED INTO CRC GENERATOR/CHECKER
		/PRESETS CRC REG TO ALL ONES
		/SHIFTS SEPERATED DATA INTO CRC CIRCUIT
0000	FLAG=00	/GENERAL PURPOSE FLAG CONTROL
0002	ON=2	/FORMAT: FLAG (ON)(OFF)(TOG)
0001	OFF=1	/SET FLAG
0003	TOG=3	/CLR FLAG
		/TOGGLE FLAG
0064	LSP=64	/LOAD OPEN SCRATCHPAD REG WITH CONTENTS OF SHIFT REG
0070	LCT=70	/LOAD COUNTER WITH CONTENTS OF NEXT ROM LOCATION
0071	ESP=71	/LOAD COUNTER WITH CONTENTS OF OPEN SCRATCHPAD
0073	ICT=73	/INCREMENT COUNTER
0074	ROTATE=74	/SHIFT REGISTER CONTROL
		/FORMAT: ROTATE(ONE)(ZERO)
		/SHIFTS SHIFT REG TOWARDS MOST SIGNIFICANT BIT
		/WHILE INSERTING A ONE OR ZERO INTO THE LEAST
		/SIGNIFICANT BIT
0075	LSR=75	/LOAD SHIFT REGISTER WITH CONTENTS OF COUNTER
0077	DATSR=77	/SHIFT REG TOWARDS MSB WHILE INSERTING SEPERATED
		/DATA INTO LSR



```

87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132

/BRANCH INSTRUCTIONS AND CONDITIONS

0100 BR=100
      /FORMAT: BR COND (T)(F)(ONE)(ZERO)
      /IF CONDITION IS MET, A BRANCH IS MADE WITHIN
      /THE CURRENT FIELD USING THE CONTENTS OF THE
      /NEXT ROM LOCATION AS THE BRANCH ADDRESS
      /IF THE CONDITION IS NOT MET, THE NEXT ROM LOCATION
      /IS IGNORED AND THE FOLLOWING INSTRUCTION IS EXECUTED
      /FORMAT: MBR COND (T)(ONE)
      /THE COUNTER IS INCREMENTED WITH EVERY EXECUTION OF
      /THIS INSTRUCTION, THE MBR IS REPEATEDLY
      /EXECUTED UNTILL EITHER THE COUNTER OVERFLOWS OR
      /THE CONDITION IS MET. IF THE CONDITION IS MET
      /THE BRANCH IS MADE. IF THE COUNTER OVERFLOWS
      /AS EXECUTED
      /REQUIRES THE CONDITION TO BE FALSE
      /IF APPENDED TO THE JUMP, BR OR MBR INSTRUCTION,
      /CAUSES THE BRANCH ADDRESS TO BE TAKEN FROM THE
      /OPEN SCRATCHPAD RATHER THAN FROM THE NEXT ROM LOCATION

0300 WBR=300
      /WHEN ASSERTED INDICATES THAT THE INTERFACE HAS
      /SERVICED A TRANSFER REQUEST, OR THAT A COMMAND
      /IS PENDING
      /INTER/DISK OUTPUT BUFFER BIT 3
      /BIDIRECTIONAL DATA LINE BETWEEN INTERFACE AND CONTROLLER
      /DRIVE INDEX LATCH
      /SHIFT REGISTER MOST SIGNIFICANT BIT
      /OVERFLOW (ALL ONES) OF THE COUNTER
      /BIT 16 OF CRC GENERATOR/CHECKER
      /TRACK ZERO OF SELECTED DRIVE ANDED WITH HEAD
      /DIRECTION BEING OUT
      /WRITE ENABLED STATUS OF THE SELECTED DRIVE
      /SEPERATED CLOCK FROM DISK DATA
      /ASSERTED IF INTERFACE TRANSFERS ARE TO BE AS
      /12 BIT WORDS RATHER THAN 8 BIT BYTES
      /SEPERATED DATA EQUAL TO SHIFT REG BIT 7
      /OVERFLOW CONDITION (ALL ONES) OF THE SECTOR BUFFER
      /ADDRESS REGISTER
      /MISSING CLOCK EQUAL TO SHIFT REG BIT 7
      /OUTPUT OF SECTOR BUFFER
      /STATE OF GENERAL PURPOSE FLAG

0000 PUNSP
      /WHEN ASSERTED INDICATES THAT THE INTERFACE HAS
      /SERVICED A TRANSFER REQUEST, OR THAT A COMMAND
      /IS PENDING
      /INTER/DISK OUTPUT BUFFER BIT 3
      /BIDIRECTIONAL DATA LINE BETWEEN INTERFACE AND CONTROLLER
      /DRIVE INDEX LATCH
      /SHIFT REGISTER MOST SIGNIFICANT BIT
      /OVERFLOW (ALL ONES) OF THE COUNTER
      /BIT 16 OF CRC GENERATOR/CHECKER
      /TRACK ZERO OF SELECTED DRIVE ANDED WITH HEAD
      /DIRECTION BEING OUT
      /WRITE ENABLED STATUS OF THE SELECTED DRIVE
      /SEPERATED CLOCK FROM DISK DATA
      /ASSERTED IF INTERFACE TRANSFERS ARE TO BE AS
      /12 BIT WORDS RATHER THAN 8 BIT BYTES
      /SEPERATED DATA EQUAL TO SHIFT REG BIT 7
      /OVERFLOW CONDITION (ALL ONES) OF THE SECTOR BUFFER
      /ADDRESS REGISTER
      /MISSING CLOCK EQUAL TO SHIFT REG BIT 7
      /OUTPUT OF SECTOR BUFFER
      /STATE OF GENERAL PURPOSE FLAG

0004 IOB30T=4
0010 DATAIN=10
0014 INDX=14
0020 SR7=20
0024 COFL=24
0030 CRC16=30
0034 HOME=34
0040 WRTEN=40
0244 SEPCLK=44
0250 XI161T=50
0054 DECSR7=54
0060 BAROFL=60
0064 MCEGSR=64
0070 BDATAO=70
0074 FLAGO=74

```

```

133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174

/SCRATCHPAD REGISTER SELECTION

0200 OPEL=200
      /FORMAT: OPEN X WHERE X IS ONE OF THE SCRATCHPAD REG
      /THIS INSTRUCTION MAKES THE NAMED SCRATCHPAD
      /ACCESSIBLE VIA THE LSP AND ESP COMMANDS
      /DEFINITIONS OF SCRATCHPADS BY R#

0000 R0=0
0004 R1=4
0010 R2=10
0014 R3=14
0020 R4=20
0024 R5=24
0030 R6=30
0034 R7=34
0040 R8=40
0044 R9=44
0050 R10=50
0054 R11=54
0060 R12=60
0064 R13=64
0070 R14=70
0074 R15=74

0000 CURTK=0
0004 CURTK=4
0008 CURTK=8
0010 STAT=10
0014 STAT=14
0020 TART=20
0024 TART=24
0030 TEMP=30
0034 TEMP=34
0040 TEMP=40
0044 TEMP=44
0050 TEMP=50
0054 TEMP=54
0060 TEMP=60
0064 TEMP=64
0070 TEMP=70
0074 TEMP=74

0000 CURTK=0
0004 CURTK=4
0008 CURTK=8
0010 STAT=10
0014 STAT=14
0020 TART=20
0024 TART=24
0030 TEMP=30
0034 TEMP=34
0040 TEMP=40
0044 TEMP=44
0050 TEMP=50
0054 TEMP=54
0060 TEMP=60
0064 TEMP=64
0070 TEMP=70
0074 TEMP=74

/DEFINITION OF SCRATCHPADS BY PNEUMONICS
/CURRENT TRACK ADDRESS OF DRIVE 0
/CURRENT TRACK ADDRESS OF DRIVE 1
/DEFINITIVE ERROR CODE IF ANY
/STATUS WORD OF RX01
/TARGET TRACK OF CURRENT DISK ACCESS
/TEMPORARY STORAGE
/TEMPORARY STORAGE
/TEMPORARY STORAGE
/BIT 7 IS UNIT SELECT BIT, 0 MEANS UNIT 1
/BIT 7 IS HEAD LOADED BIT, 1 MEANS HEAD LOADED
/TEMPORARY STORAGE
/RETURN ADDRESS FOR 3RD LEVEL NESTED SUBROUTINES
/RETURN ADDRESS FOR 2ND LEVEL NESTED SUBROUTINES
/RETURN ADDRESS FOR 1ST LEVEL SUBROUTINES

```

```

175 /JUMP INSTRUCTION AND JUMP FIELD DEFINITIONS
176 JUMP#202
177
178 /ORHAT: JUMP FX (IND)
179 /CAUSES A BRANCH TO ONE OF SIX ROM FIELDS (8-5)
180 /SPECIFIED BY X, THE BRANCH ADDRESS IS TAKEN FROM
181 /THE ROM LOCATION FOLLOWING THE JUMP INSTRUCTION.
182 /IF IND IS APPENDED, THE BRANCH ADDRESS
183 /IS TAKEN FROM THE OPEN SCRATCH PAD
184
185 0000 F0#0
186 0004 F1#4
187 0010 F2#10
188 0014 F3#14
189 0020 F4#20
190 0024 F5#24

```

```

190
191
192
193
194
195
196
197
198
199
200 /TABLE OF DEFINITIVE ERROR CODES
201 KXDRV#10 /DRIVE 0 FAILED TO SEE HOME ON INITIALIZE
202 KXDRV#20 /DRIVE 1 FAILED TO SEE HOME ON INITIALIZE. DOES NOT CAUSE ERROR
203 K#RONG#30 /FOUND HOME WHEN STEPPING IN 18 TRACKS FOR INIT
204 K#TRK#40 /TRIED TO ACCESS A TRACK GREATER THAN 76
205 K#OMER#50 /HOME WAS FOUND BEFORE DESIRED TRACK WAS REACHED
206 KSELF#60 /SELF DIAGNOSTIC ERR
207 KXHDR#70 /AT 52 HEADERS
208 K#PROT#80 /WRITE FUNCTION ATTEMPTED ON A WRITE PROTECTED DISK
209 KTIMER#110 /MORE THAN 40 MICROSECONDS AND NO SEPCLOCK SEEN
210 KXPRAM#120 /A PREAMBLE COULD NOT BE FOUND
211 KXIDAM#130 /PREAMBLE FOUND BUT NO ID MARK FOUND WITHIN ALLOWABLE TIME
212 K#CRC#140 /CRC ERROR ON WHAT APPEARED TO BE A HEADER. ERROR IS NOT ASSERTED
213 KTSKER#150 /THE TRACK ADDRESS OF A GOOD HEADER DOES NOT COMPARE
214 /WITH THE DESIRED TRACK
215 KXSTRYS#160 /TOO MANY TRIES FOR AN IDAM
216 KNDAMS#170 /DATA AM NOT FOUND IN ALLOTTED TIME
217 K#CRC#200 /CRC ERROR ON READING THE SECTOR FROM THE DISK
218 KPARER#210 /PARITY ERROR ON SOME WORD FROM THE INTERFACE
219

```

/ROUTINE: INITIALIZE) IF A HOST PROCESSOR INITIALIZE OR AN  
 /RX01 POWER LOW IS DETECTED, THE PC IS CLEARED AND THE RX01 TIMING  
 /STOPS. UPON THE NEGATION OF INITIALIZE, TIMING RESUMES AND A SELF TEST OF  
 /INTERNAL DATA PATHS IS MADE. IF AN ERROR OCCURS HERE, ERROR AND  
 /DONE ARE SET, BUT ERREG IS NOT ALTERED. THEN IF NO ERROR HAS OCCURRED AN ATTEMPT  
 /IS MADE TO RECALASRATE DRIVE 1 THEN DRIVE 0. IF DRIVE 0 FAILS TO RECALIBRATE,  
 /THE ERROR CODE IS LOADED INTO ERREG AND ERROR IS SET. IF DRIVE  
 /0 RECALIBRATES AND IS READY (DISK LOADED) SECTOR ONE OF TRACK ONE  
 /IS READ INTO THE SECTOR BUFFER. IT IS POSSIBLE FOR A READ ERROR  
 /TO OCCUR WHILE READING THIS SECTOR.

```

220 0000 *0000
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
    DECIMAL
    OPEN ERREG
    LSP
    JUMP F4
    TEST
    TSTRTN, LCT
    OCTAL
    0
    DECIMAL
    LSR
    OPEN STAT
    LSP
    LCT
    -1
    LSR
    OPEN TEMPD
    LSP
    OPEN CURTK0
    LSP
    OPEN CURTK1
    LSP
    ROTATE ZERO
    OPEN TARSEC
    LSP
    OPEN TARTRK
    LSP
    DISK
    LCT
    RECALL
    JUMP F4
    DLY25
    RECALL, UNIT ONE
    RECAL0, CLR HDOUT
    /CLEAR ERROR REGISTER
    /GO DO THE INITIALIZE DIAGNOSTIC ROUTINE
    /RETURN FROM SUCCESSFUL DIAGNOSTIC ROUTINE
    /SET THE INIT DONE BIT OF STAT
    /SET UP SOME SCRATCHPAD REGISTERS
    /UNIT 0 TO SOFT UNIT BIT
    /NEG ZERO TO BOTH CURRENT TRACK ADDRESSES
    /NEG ONE TO TARGET SECTOR
    /NEG ONE TO TARGET TRACK FOR INITIALIZE BOOTSTRAP
    /SELECT DISK RUNS
    /CALL SUBROUTINE TO LOAD HEAD AND WAIT 25 MS
    /TO ALLOW POWER UP DRIVE SETTLE TIME
    /SELECT UNIT ONE FOR RECALIBRATE
    /STEP HEAD IN 1" TRACKS TO ASSURE IT IS NOT BEHIND TRACK 0
    
```

```

275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
    LCT
    -10-1
    LSR
    LCT
    IN10
    JUMP F4
    STEPH0
    IN10, JUMP F5
    WRONG
    SET HDOUT
    LCT
    -80-1
    LSP
    LCT
    RCALOK
    UNHD
    JUMP F4
    STEPH0
    RCALOK, JUMP F0
    WHCHDR
    BR FLAG0 F
    NXDRV1
    LCT
    KNXDV0
    JUMP F5
    GOERDN
    NXDRV1, LCT
    KNXDV1
    LSR
    OPEN ERREG
    LSP
    WHCHDR, BR FLAG0 T
    PUNRCL
    FLAG ON
    UNIT ZERO
    JUMP F0
    RECAL0
    /ERROR. HOME HAS BEEN WHILE STEPPING IN.
    /STEP OUT AS MANY AS 80 TRACKS IN SEARCH OF HOME
    /HOME WAS FOUND OK
    /IF FLAG=0 RECALIBRATE WAS ON DRIVE 1
    /RECALIBRATE FAILURE WAS ON DRV 0
    /RECAL FAILURE WAS ON DRV 1, LOG ERROR
    /AND CONTINUE RECALIBRATION
    /IF FLAG=1 BOTH DRIVES HAVE BEEN RECALIBRATED
    /SET FLAG TO INDICATE DRV 0 IS BEING RECALIBRATED
    /GO BACK AND RECALIBRATE DRV0
    
```

```

322 /SUBROUTINE: FINDTRACK]
323 /THIS SUBROUTINE IS USED TO LOCATE A SPECIFIED SECTOR. IT PICKS
324 /UP THE TRACK AND SECTOR ADDRESS FROM THE INTERFACE, CHECKS THAT
325 /THE TRACK ADDRESS IS LEGAL (NOT GREATER THAN 114 OCTAL.), MOVES THE
326 /HEAD OF THE SELECTED DRIVE TO THE SPECIFIED TRACK, VERIFIES
327 /TRACK POSITION, AND LOCATES THE CORRECT SECTOR. EXIT FROM
328 /THIS SUBROUTINE OCCURS AT WRITE TURN ON TIME OF THE SELECTED
329 /SECTOR. ENTRANCE IS MADE WITH THE RETURN ADDRESS IN THE COUNTER
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376

```

0103	0075	FINDTR, LSR	/SAVE THE RETURN ADDRESS
0104	0274	OPEN RTN	
0105	0064	LSP	
0106	0270	LCT	/CLEAR THE ERROR REGISTER
0107	0060	0	
0110	0075	LSR	
0111	0210	OPEN_ERREG	
0112	0064	LSP	
0113	0244	OPEN_TEMP	/SOFT UNIT BIT TO SR
0114	0071	ESP	
0115	0075	LSR	
0116	0122	BR SR7 ONE	/IF SR=1 DRIVE 0 IS CURRENTLY SELECTED
0117	0127	UZERO	
0120	0174	UONE,	
0121	0141	USAME	/IF FLAG0 DRIVE 1 IS DESIRED AND ALREADY SELECTED
0122	0234	UNIT ZERO	/DRIVE 0 IS DESIRED AND DRIVE1 WAS SELECTED, SELECT 0
0123	0070	LCT	/SET UP SOFT UNIT SELECT AS DRIVE 0
		OCTAL	
		200	
		DECIMAL	
0124	0200	JUMP F0	/GO STORE SOFT UNIT BIT
		UDIF	
0125	0202	JUMP F0	
0126	0134	UDIF	
0127	0176	UZERO,	
0130	0141	USAME	/IF FLAG=1 DRIVE 0 IS DESIRED AND ALREADY SELECTED
0131	0036	UNIT ONE	/DRIVE 1 IS DESIRED BUT DRIVE0 IS SELECTED, SELECT DRIVE 1
0132	0072	LCT	/SET UP SOFT UNIT SELECT BIT AS DRIVE 1
0133	0000	0	
0134	0075	UDIF,	
0135	0064	LSP	/STORE SOFT UNIT SELECT BIT
0136	0074	ROTATE ZERO	/CLR SOFT HD LOAD BIT BECAUSE UNITS CHANGED

```

377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431

```

0137	0250	OPEN TEMPE	
0140	0064	LSP	
0141	0070	USAME,	
0142	0145	LCT	/CALL GETWORD SUBROUTINE FOR THE SECTOR ADDRESS
0143	0222	PUTSEC	
0144	2000	JUMP F4	
		GETWRD	
0145	0070	PUTSEC,	
0146	2374	-7-1	/MAKE FIRST BIT OF COMPLIMENTED SECTOR ADDRESS A 1 REGARDLESS OF DATA
0147	0076	ROTATE ONE	
0150	0126	BR COFL T	
0151	0160	.+7	
0152	0073	ICT	
0153	0122	BR SR7 T	
0154	0147	.-5	
0155	0074	ROTATE ZERO	
0156	0202	JUMP F0	
0157	0150	.-7	
0162	0224	OPEN TARSEC	/PUT THE TARGET SECTOR AWAY
0161	0064	LSP	
0162	0070	LCT	
0163	0166	PUTTRK	/CALL GETWRD SUBROUTINE FOR TRACK ADDRESS
0164	0222	JUMP F4	
0165	2000	GETWRD	
0166	0220	PUTTRK,	
0167	0064	LSP	/STASH THE TRACK ADDRESS
0172	0254	OPEN TEMP	
0171	0064	LSP	/START SETUP FOR COMPARING THE
0172	0260	OPEN TEMP	/TARGET TRACK AND TRACK 76
0173	0070	LCT	/FB TARGET TRACK
0174	0202	"77-1	/G= 77
0175	0075	LSR	
0176	0064	LSP	
0177	0070	LCT	
0200	0206	ILTRK	/CALL SUBR MAGCOM TO SEE IF TARGET TRACK
0201	0075	LSR	/IS GREATER THAN 114 OCTAL, 76 DECIMAL.
0202	0270	OPEN RTNA	
0203	0064	LSP	
0204	0226	JUMP F5	
0205	2400	MAGCOM	
0206	0202	ILTRK,	
0207	0242	JUMP F0	/TARGET TRACK IS 77, ILLEGAL ADDRESS
0210	0202	ERTRK	/GO, REPORT THE ERROR
0211	0242	JUMP F0	/TARGET TRACK IS GREATER THAN 77
		ERTRK	/GO, REPORT THE ERROR

```

432 0212 0294 OPEN TEMPD
433 0213 0071 ESP
434 0214 0075 LSR
435
436 0215 0200 OPEN CURTK0
437
438 0216 0002 DISK
439
440 0217 0122 BR SR7 ONE
441 0220 0222 *+2
442 0221 0204 OPEN CURTK1
443
444 0222 0071 ESP
445 0223 0075 LSR
446 0224 0200 OPEN TEMPG
447 0225 0064 LSP
448
449 0226 0220 OPEN TARTRK
450 0227 0071 ESP
451 0230 0075 LSR
452 0231 0254 OPEN TEMPF
453 0232 0064 LSP
454 0233 0070 LCT
455 0234 0246 TRKEG
456 0235 0075 LSR
457 0236 0270 OPEN RTNA
458 0237 0064 LSP
459 0240 0226 JUMP FS
460 0241 2400 MAGCOM
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486

```

/TARGET TRACK IS OK, GET THE DRIVE  
 /SELECT FROM TEMPD  
 /PRESELECT UNIT 0  
 /SELECT DISK BUSS  
 /WHICH UNIT SFLCTED? BIT7=0 MEANS UNIT ONE  
 /ZERO, SKIP UNIT 1 SETUP  
 /PASS SELECTED CURRENT TRACK TO MAGCOM SUBR  
 /PASS TARGET TRACK TO MAGCOM SUBROUTINE  
 /CALL SUBROUTINE MAGCOM TO SEE IF TARGET  
 /IS SAME AS CURRENT TRACK, \*FTARGET, \*GOCURRENT  
 /TRIED TO ACCESS A TRACK GREATER THAN 76 DECIMAL  
 /TARGET EQUALS THE CURRENT TRACK, NO  
 /STEPS ARE REQUIRED  
 /NOOP; TARGET > ACTUAL RETURN  
 /NOOP  
 /TARGET IS LESS THAN ACTUAL, STEPS NEEDED ALSO START OF  
 /OF BOOT SUBROUTINE, SET UP RETURN FROM DIF SUBR  
 /SOFT UNIT SELECT BIT TO SR7  
 /PRESELECT UNIT 1  
 /SR7=0 MEANS UNIT ONE

```

487 0264 0266 *+2
488 0265 0200 OPEN CURTK0
489
490 0266 0071 LCT
491 0267 0075 LSR
492
493 0270 0220 OPEN TARTRK
494 0271 0071 ESP
495
496 0272 0016 SET MDOUT
497
498 0273 0220 JUMP FS
499 0274 2462 DIF
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541

```

/PASS SELECTED CURRENT TRACK TO DIF SUBR VIA SR  
 /PASS TARGET TRACK TO DIF VIA CNTR  
 /ASSUME A STEP OUT  
 /GO TO THE SUBROUTINE DIF TO CALCULATE THE STEPS NEEDED  
 /TARGET TRACK IS LESS THAN  
 /THE ACTUAL, \*OVE OUT IS NECESSARY  
 /TARGET IS GREATER THAN ACTUAL, STEPS IN NEEDED  
 /COMPLEMENT OF STEPS REQUIRED IS IN THE  
 /SHIFT REG. SET UP RETURN FROM STPHD SUBR  
 /UNLOAD HEAD BEFORE MOVING  
 /CALL SUBROUTINE STEPHD  
 /HOME FOUND BEFORE LAST STEP TAKEN  
 /SOFT UNIT BIT TO SR7  
 /GET READY TO PASS TARGET TRK TO PROPER  
 /CURRENT TRACK  
 /OPEN PROPER CURRENT TRACK REGISTER  
 /BIT7=0 MEANS UNIT ONE  
 /UPDATE THE CURRENT TRACK ADDRESS  
 /HEAD IS SETTLED DETERMINE IF ABOVE TRACK IS DECIMAL  
 /PASS TARGET TO MAGCOM VIA TEMPF  
 /PASS 44 TO MAGCOM VIA TEMPG

```

542 0331 0075 LSR
543 0332 0260 OPEN TEMPG
544 0333 0004 LSP
545
546 0334 0026 /ASSUME TARGET GREATER THAN 43
547
548 0335 0070 /CALL MAGCOM SUBROUTINE
549 0336 0344 /RETURN ADDRESS
550 0337 0075 LSR
551 0340 0270 OPEN RTNA
552 0341 0064 LSP
553 0342 0226 JUMP F5
554 0343 2400 MAGCOM
555
556 0344 0202 ABV43, JUMP F0 /NOOP F06 RETURN, ABOVE TRK 43
557 0345 0346 .+1 /NOOP
558
559 0346 0202 JUMP F0 /F061 ABOVE TRACK 43
560 0347 0351 .+2
561
562 0350 0024 CLR LONCUR /F061 BELOW TRACK 43. WRITE WITH HIGH CURRENT
563
564 0351 0070 CFINSE, LCT /CALL FINDSEC SUBROUTINE TO LOCATE THE DESIRED SECTOR
565 0352 0355 RFINTH
566 0353 0200 JUMP F1
567 0354 0714 FINDSE
568
569 0355 0274 RFINTR, OPEN RTN /RETURN FROM FINDTR SUBROUTINE
570 0356 0207 JUMP F1 IND
571
572
573
574 0357 0250 NOSTPS, OPEN TEMPE /NO STEPS REQUIRED
575 0360 0071 ESP /SOFT HEAD LOAD BIT TO SR7
576 0361 0075 LSR
577
578 0362 0122 BR SR7 ONE /IS HEAD LOADED?
579 0363 0322 H0SETL /YES, GO UPDATE CURRENT CONTROL
580
581 0364 0070 LCT /NO, GO LOAD HEAD AND WAIT FOR 20MS SETTLE TIME
582 0365 0322 H0SETL /RETURN ADDR FROM DLY25 SUBROUTINE
583 0366 0222 JUMP F4
584 0367 2145 DLY25
585
586
587 0370 0212 PFUNCT, JUMP F2 /POINTER FROM GETWORD SUBROUTINE TO
588 0371 1036 FUNCT /FUNCTION DECODE
589
590 0372 0224 PDHREL, JUMP F5 /POINTER TO DRV# CHECK DONE AFTER RECALBRATE
591 0373 2025 DNRCAL
592
593 0374 0000 0 /SPARE LOCATIONS
594 0375 0000 0 /OPEN
595 0376 0000 0 /OPEN
596 0377 0000 0 /OPEN

```

```

597 /ROUTINE: WRITE SECTOR)
598 /THIS ROUTINE TURNS ON WRITE GATE AT WRITE TURN ON TIME,
599 /WRITES A PREAMBLE OF 6 BYTES OF ZEROS, A DATA OR DELETED DATA MARK,
600 /THEN TURNS ON ERASE GATE. ENTER WITH CNTR=100 IF
601 /DELETED DATA, CNTR=0 IF NORMAL DATA MARK. THE DATA MARK, DATA FIELD, CRC
602 /AND ONE BYTE POSTAMBLE ARE WRITTEN. WRITE CURRENT IS TURNED OFF.
603 /511 MICRO SECONDS LATER ERASE CURRENT IS TURNED OFF. A HEADER MUST
604 /THEN BE READ TO INSURE DISK IS STILL UP TO SPEED BEFORE THE WRITE
605 /SECTOR FUNCTION IS COMPLETE.
606
607
608
609
610 0400 0214 *RTSEC, OPEN STAT /DEL DATA BIT TO STAT6
611 0401 0075 LSR
612 0402 0064 LSP
613
614 0403 0070 LCT /CALL SUBROUTINE TO FIND DESIRED TRACK AND SECTOR
615 0404 0400 S*GATE
616 0405 0202 JUMP F0
617 0406 0103 F*J*TP
618
619 0407 0061 S*GATE, FLAG OFF /ALWAYS START WRITING WITH WRITE FLOP CLEARED
620
621 0410 0140 BR *RTEN F /GO REPORT ERROR IF NO WRITE ENABLE
622 0411 0503 PRTEMP
623
624 0412 0214 OPEN STAT /DEL DATA BIT TO SR7 AND ENABLE WRT CURRENT
625 0413 0071 ESP
626 0414 0400 SET *GATE
627 0415 0075 LSR
628 0416 0074 POTATE ZERO
629
630 0417 0234 OPEN TEMPB /USE TEMPB FOR SECOND HALF DATA AM PATTERN
631
632 0420 0057 PRECRC /JAM THE CRC GENERATOR WITH FIRST 6 BITS OF DATA AM
633 0421 0056 CRC ONE
634 0422 0056 CRC ONE
635 0423 0056 CRC ONE
636 0424 0056 CRC ONE
637 0425 0056 CRC ONE
638 0426 0054 CRC ZERO
639
640 0427 0120 BR SR7 ZERO /DELETED DATA
641 0430 0460 DAMSUP /NO, REGULAR DATA MARK
642
643 0431 0070 LCT /YES, SECOND HALF OF DELETED DATA MARK TO CNTR
644 0432 0325 OCTAL /FLUX PATTERN
645
646 0433 0054 CRC ZERO /JAM LAST 2 BITS OF DELETED DATA MARK TO CRC GEN.
647 0434 0054 CRC ZERO /NOOP
648 0435 0002 DISK /NOOP
649 0436 0002 DISK

```

```

652 0437 0063 STASH, TOG FLAG /END OF THE FIRST 0 BIT
653 0440 0075 LSR /PUT SECOND HALF OF THE DESIRED MARK IN THE TEMPB
654 0441 0064 LSP
655 0442 0070 LCT /SET UP RETURN FROM WRITE ZEROS SUBROUTINE
656 0443 0466 HLFOLY
657 0444 0075 LSR
658 0445 0070 LCT /STALL 1.0 MICRO SECONDS
659 0446 0374 -3-1
660 0447 0073 ICT
661 0450 0124 BR COFL F
662 0451 0447 -2
663 0452 0002 DISK /NOOP
664 0453 0070 LCT /SPECIFY 22 ZEROS TO BE WRITTEN BY WRT08 SUBROUTINE
665 0454 0351 -22-1
666 0455 0063 TOG FLAG /WRITE SECOND CLOCK TRANSITION
667 0456 0212 JUMP F2 /CALL WRITE ZEROS SUBROUTINE
668 0457 1322 WRT08
669 0460 0070 DAMSUP, LCT /LOAD SECOND HALF OF NORMAL DATA MARK
670 0461 0337 OCTAL
671 0462 0337 DECIMAL
672 0462 0056 CRC ONE /JAM LAST 2 BITS OF DATA MARK TO CRC GENERATOR
673 0463 0056 CRC ONE
674 0464 0206 JUMP F1 /GO PUT AWAY THE SECOND HALF OF THE DATA MARK
675 0465 0437 STASH
676 0466 0062 HLFOLY, DISK /NOOP
677 0467 0070 LCT
678 0470 0514 WRTDAM /SET UP RETURN FROM WRITE ZEROS SUBROUTINE
679 0471 0075 LSR
680 0472 0070 LCT /NOOP WASTE .A MICRO SECONDS
681 0473 0351 -22-1 /NOOP
682 0474 0070 LCT /NOOP
683 0475 0351 -22-1 /NOOP
684 0476 0070 LCT /SPECIFY 22 BITS TO BE WRITTEN BY WRT08 SUBROUTINE
685 0477 0351 -22-1
686 0478 0063 TOG FLAG /WRITE THE 25TH CLOCK TRANSITION
687 0479 0212 JUMP F2
688 0480 1322 WRT08
689 0503 0070 PRERR, LCT
690 0504 0010 OCTAL
691 0505 0075 LSR /DELETED DATA MARK, THE FIRST HALF OF BOTH MARKS ARE
692 0506 0214 OPEN STAT /IDENTICAL, THE SECOND HALF IS SPECIFIED BEFORE ENTRY BY
693 0507 0364 LSP /PUTTING THE SECOND HALF BIT PATTERN IN TEMPB
694 0510 0070 LCT
695 0511 0100 KAPROT /ERROR CODE FOR WRT PROTECT ERROR
696 0512 0226 JUMP F5
697 0513 0010 GOERON
698 0514 0070 WRTDAM, LCT
699 0515 0375 -2-1
700 0516 0073 ICT
701 0517 0075 LSR
702 0520 0124 BR COFL F
703 0521 0516 1-3
704 0522 0063 YOG FLAG /WRITE A CLOCK BIT AS END OF 48TH ZERO
705 0523 0070 LCT /FIRST HALF OF DATA MARK PATTERN TO SR
706 0524 0352 OCTAL
707 0525 0075 LSR /DECIMAL
708 0526 0070 LCT /SET TRANSITION LOOP COUNTER FOR 8 LOOPS
709 0527 0370 -7-1 /NOOP
710 0530 0062 DISK
711 0531 0120 AGAIN, BR SR7 ZERO /WHATS THE BIT?
712 0532 0502 -1 /ZERO, NO TRANSITION
713 0533 0044 CLR BAR /ONE, RESET THE BUFFER ADDR REG TO 0
714 0534 0063 YOG FLAG /WRITE FLUX TRANSITION
715 0535 0126 ABACK, BR COFL Y /CHECK TRANSITION LOOP COUNT
716 0536 0503 SECHLF /GO GET SECOND HALF
717 0537 0074 ROTATE /SHIFT NEXT TRANSITION TO SR7
718 0540 0073 ICT /BUMP TRANSITION LOOP COUNTER

```

```

707 0503 0070 PRERR, LCT
708 0504 0010 OCTAL
709 0505 0075 LSR /DELETED DATA MARK, THE FIRST HALF OF BOTH MARKS ARE
710 0506 0214 OPEN STAT /IDENTICAL, THE SECOND HALF IS SPECIFIED BEFORE ENTRY BY
711 0507 0364 LSP /PUTTING THE SECOND HALF BIT PATTERN IN TEMPB
712 0510 0070 LCT
713 0511 0100 KAPROT /ERROR CODE FOR WRT PROTECT ERROR
714 0512 0226 JUMP F5
715 0513 0010 GOERON
716 0514 0070 WRTDAM, LCT
717 0515 0375 -2-1
718 0516 0073 ICT
719 0517 0075 LSR
720 0520 0124 BR COFL F
721 0521 0516 1-3
722 0522 0063 YOG FLAG /WRITE A CLOCK BIT AS END OF 48TH ZERO
723 0523 0070 LCT /FIRST HALF OF DATA MARK PATTERN TO SR
724 0524 0352 OCTAL
725 0525 0075 LSR /DECIMAL
726 0526 0070 LCT /SET TRANSITION LOOP COUNTER FOR 8 LOOPS
727 0527 0370 -7-1 /NOOP
728 0530 0062 DISK
729 0531 0120 AGAIN, BR SR7 ZERO /WHATS THE BIT?
730 0532 0502 -1 /ZERO, NO TRANSITION
731 0533 0044 CLR BAR /ONE, RESET THE BUFFER ADDR REG TO 0
732 0534 0063 YOG FLAG /WRITE FLUX TRANSITION
733 0535 0126 ABACK, BR COFL Y /CHECK TRANSITION LOOP COUNT
734 0536 0503 SECHLF /GO GET SECOND HALF
735 0537 0074 ROTATE /SHIFT NEXT TRANSITION TO SR7
736 0540 0073 ICT /BUMP TRANSITION LOOP COUNTER

```

```

762 0541 0206 JUMP F1
763 0542 0531 AGAIN
764
765 0543 0234 /SECOND HALF OF DATA MARK TO SR
766 0544 0071 /SR
767 0545 0075 LSR
768
769 0546 0070 LCT
770 0547 0370 -7-1
771
772
773 0550 0120 /SHALL WE WRITE A TRANSITION?
774 0551 0564 /NO
775
776 0552 0063 /YES
777 0553 0082 /NOOP
778
779 0554 0126 /DONE DATA MARKS
780 0555 0566 /YES, GO WRITE DATA
781
782 0556 0073 /NO, BUMP THE LOOP COUNTER
783
784 0557 0074 /BRING UP NEXT HALF BIT TO SR7
785
786 0560 0206 /DO ANOTHER LOOP
787 0561 0550
788
789 0562 0206 A, /WASTE 2 CYCLES TO SKIP FLUX TRANSITION
790 0563 0535 /BACK
791
792 0564 0206 B, /WASTE 2 CYCLES TO SKIP FLUX TRANSITION
793 0565 0554 /BACK
794
795
796
797
798
799
800
801 0566 0622 /THIS ROUTINE WRITES THE CONTENTS OF THE SECTOR BUFFER.
802 0567 0073 /WRTDAT, SET EGATE
803 0570 0073 /NOOP, WASTE 2 CYCLES
804
805 0571 0170 /DATA, BR %DAT00 ZERO
806 0572 0615 /WHAT'S THE DATA BIT?
807 /ZERO, GO WRITE NOTHING
808
809 0573 0056 /CRC ONE
810
811 0574 0063 /CRC ONE
812 0575 0073 /WRITE A DATA TRANSITION
813 /NOOP FOR BIT CELL TIMING
814
815 0576 0162 /DONE ENTIRE SECTOR?
816 0577 0624 /YES, GO WRITE THE CRC
817
818 0620 0046 /NO, BRING UP NEXT DATA BIT FROM SEC BUFFER

```

```

817 0601 0070 LCT
818 0602 0376 -2 /NOOP - WASTE 5 CYCLES WITH
819 0603 0073 /NOOP - A SELF TEST OF THE COUNTER
820 0604 0124 /NOOP
821 0605 0624 /NOOP
822 0605 0624 /NOOP
823
824 0606 0063 /WRITE A CLOCK TRANSITION
825
826 0607 0070 LCT
827 0610 0377 -1 /NOOP - WASTE 4 CYCLES WITH
828 0611 0124 /NOOP - A SELF TEST OF THE COUNTER
829 0612 0624 /NOOP
830 0613 0206 /GO WRITE ANOTHER DATA BIT
831 0614 0571 /DATA
832
833 0615 0054 /CRC ZERO
834 0616 0206 /JUMP F1
835 0617 0576 /BACK
836
837
838
839 0620 0070 /SELF, LCT
840 0621 0060 /SELF
841 0622 0226 /JUMP F5
842 0623 2610 /GOERDN
843
844
845
846
847
848
849
850 0624 0070 /CRC, LCT
851 0625 0357 -16-1 /PRESET BIT COUNTER FOR 16 BITS
852
853 0626 0075 /NOOP WASTE 4 CYCLES AND SELF TEST THE SR
854 0627 0082 /NOOP
855 0630 0120 /NOOP
856 0631 0620 /NOOP
857
858 0632 0063 /WRITE A CLOCK TRANSITION
859
860 0633 0076 /NOOP WASTE 6 CYCLES WITH MORE SELFTEST
861 0634 0076 /NOOP
862 0635 0076 /NOOP
863 0636 0076 /NOOP
864 0637 0120 /NOOP
865 0640 0620 /NOOP
866
867 0641 0130 /WHAT IS THE CRC BIT
868 0642 0653 /ZERO, DO NOT WRITE ANYTHING
869
870 0643 0056 /CRC ONE
871 0644 0063 /WRITE A DATA TRANSITION

```



```

072 0645 0076 ROTATE ONE /NOOP
073 0646 0073 DBACK, ICT /BUMP THE BIT COUNTER
074 0647 0126 BR COFL T /DONE CRC YET?
075 0650 0656 WRT08 /YES, GO WRITE A POSTAMBLE
076 0651 0206 JUMP F1 /NO, GO WRITE ANOTHER CRC BIT
077 0652 0627 E
078 0653 0054 CRC ZERO /BRING UP NEXT CRC BIT AND SKIP DATA TRANSITION
079 0654 0206 JUMP F1
080 0655 0646 DBACK
081
082 /THIS ROUTINE WRITES THE ONE BYTE POSTAMBLE, TURNS OFF
083 /WRITE CURRENT, DELAYS 511 MICRO SEC AND TURNS OFF ERASE
084 /CURRENT, IT UTILIZES THE WRITE ZEROES SUBROUTINE.
085
086 WRT08, LCT /SETUP TO CALL WRT08 TO WRITE 8 BITS OF ZEROES
087 CWGATE /
088 LSR
089 LCT
090 -0-1
091 TOG FLAG /WRITE LAST CLOCK TRANSITION OF THE CRC FIELD
092 JUMP F2 /CALL THE SUBROUTINE WRITE ZEROES
093 WRT08
094
095 CWGATE, CLR WGATE /DISABLE WRITE CURRENT
096
097 LCT /CALL WRT08 FOR 127 BITS (511.2 MICRO SEC)
098 CWGATE /DELAY TO ERASE TURN OFF
099 LSR
100 LCT
101 -127-1
102 JUMP F2
103 WRT08
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
0076 0020 /DISABLE ERASE CURRENT
0677 0070 LCT /CALL WRT08 FOR 25 BIT (101 MICRO SEC) DELAY
0700 0706 READOK /BEFORE TRYING TO READ
0701 0075 LSR
0702 0070 LCT
0703 0200 -127-1
0704 0212 JUMP F2
0705 1322 WRT08
0706 0020 /DISABLE ERASE CURRENT
0707
0708
0709
0710
0711
0712
0713
0714
0715
0716
0717
0718
0719
0720
0721
0722
0723
0724
0725
0726
0727
0728
0729
0730
0731
0732
0733
0734
0735
0736
0737
0738
0739
0740
0741
0742
0743
0744
0745
0746
0747
0748
0749
0750
0751
0752
0753
0754
0755
0756
0757
0758
0759
0760
0761
0762
0763
0764
0765
0766
0767
0768
0769
0770
0771
0772
0773
0774
0775
0776
0777
0778
0779
0780
0781
0782
0783
0784
0785
0786
0787
0788
0789
0790
0791
0792
0793
0794
0795
0796
0797
0798
0799
0800
0801
0802
0803
0804
0805
0806
0807
0808
0809
0810
0811
0812
0813
0814
0815
0816
0817
0818
0819
0820
0821
0822
0823
0824
0825
0826
0827
0828
0829
0830
0831
0832
0833
0834
0835
0836
0837
0838
0839
0840
0841
0842
0843
0844
0845
0846
0847
0848
0849
0850
0851
0852
0853
0854
0855
0856
0857
0858
0859
0860
0861
0862
0863
0864
0865
0866
0867
0868
0869
0870
0871
0872
0873
0874
0875
0876
0877
0878
0879
0880
0881
0882
0883
0884
0885
0886
0887
0888
0889
0890
0891
0892
0893
0894
0895
0896
0897
0898
0899
0900
0901
0902
0903
0904
0905
0906
0907
0908
0909
0910
0911
0912
0913
0914
0915
0916
0917
0918
0919
0920
0921
0922
0923
0924
0925
0926

```

```

927 0707 0712 GODONE /THAT THE DISK IS STILL MOVING
928 0710 0210 JUMP F3
929 0711 1400 FINDHD
930
931 0712 0212 GODONE, JUMP F2 /WRITE SECTOR FUNCTION IS COMPLETE
932 0713 1400
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
0714 0270 FINDSE, OPEN RTNA /SAVE RETURN ADDRESS
0715 0075 LSR
0716 0064 LSP
0717 0206 OPEN TEMPG /PRESET SECTOR TRY COUNT TO 52 TRIES
0720 0070 LCT
0721 0313 -52-1
0722 0075 AGAIN2, LSP /STORE SECTOR TRY COUNT
0723 0064 LSP
0724 0070 LCT /CALL SUBROUTINE TO FIND A HEADER
0725 0730 CHKSEC
0726 0210 JUMP F3
0727 1400 FINDHD
0730 0174 CHKSEC, BR FLAG0 ZERO /CORRECT SECTOR? FLAG=1 IF NO
0731 0743 WAIT /YES, GO WAIT FOR PREAMBLE
0732 0200 OPEN TEMPG /NO, RECALL SECTOR TRY COUNT AND INCREMENT IT
0733 0071 ESP
0734 0073 ICT
0735 0124 BR COFL F /52 TRIES MADE FOR SECTOR YET?
0736 0722 AGAIN2 /NO, TRY ANOTHER SECTOR
0737 0070 LCT /YES, CANN'T FIND THE SECTOR
0740 0070 KXHDR
0741 0226 JUMP F5
0742 2610 GOERDN
0743 0070 LCT /STALL 323.2 MICRO SECONDS TO WAIT FOR DATA PREAMBLE
0744 0345 -26-1
0745 0073 ICT
0746 0124 BR COFL F
0747 0745 -2
0748 0073 ICT
0749 0124 BR COFL F
0751 0124 BR COFL F
0752 0750 -2
0753 0073 ICT

```

```

902 0754 0124
903 0755 0753
904
905 0756 0270
906 0757 0283
907
908
909
910
911 /ROUTINE: READ SECTOR]
912 RDSEC, ROTATE ZERO /ZERO THE STAT
913 ROTATE ZERO
914 OPEN STAT
915 LSP
916
917 LCT
918 GOREAD
919 JUMP F0
920 FINDTR
921
922 GOREAD, JUMP F4
923 READ
924
925
926
927 0
928 0
929 0
930 0
931 0
932 0
933 0
934 0
935 0
936 0
937 0
938 0
939 0
940 0
941 0
942 0
943 0
944 0
945 0
946 0
947 0
948 0
949 0
950 0
951 0
952 0
953 0
954 0
955 0
956 0
957 0
958 0
959 0
960 0
961 0
962 0
963 0
964 0
965 0
966 0
967 0
968 0
969 0
970 0
971 0
972 0
973 0
974 0
975 0
976 0
977 0
978 0
979 0
980 0
981 0
982 0
983 0
984 0
985 0
986 0
987 0
988 0
989 0
990 0
991 0
992 0
993 0
994 0
995 0
996 0
997 0
998 0
999 0
1000 0
1001 0
1002 0
1003 0
1004 0
1005 0
1006 0
1007 0
1008 0
1009 0
1010 0
1011 0
  
```

/CALL THE FIND TRACK SUBROUTINE TO LOCATE DESIRED SECTOR

/GO READ THE DATA FIELD

/OPEN FREE LOCATIONS  
 /OPEN  
 /OPEN  
 /OPEN  
 /OPEN

```

1012
1013
1014
1015 ERDONE, CLR DONE
1016 CLR XREG
1017
1018 INTERF /SELECT INTERFACE BUSS
1019
1020 SET ERR /ASSERT ERROR LINE
1021
1022 JUMP F2 /SKIP NEXT INSTRUCTION
1023 .+2
1024
1025 OKDONE, CLR ERR /NEGATE ERROR LTNE
1026
1027 OPEN STAT /OPEN STAT TO MOVE TO INTERFACE
1028
1029 ESP /STAT OR ERREG TO SR
1030 LSR
1031
1032 CLR SHIFT /CLEAR INTERFACE OUTPUT BUFFER
1033 CLR DONE
1034 CLR XREG
1035
1036 INTERF /SELECT INTERFACE OUTPUT BUSS
1037
1038 CLR SECDAT /SELECT SR AS DATA LINE SOURCE
1039
1040 SET IOOUT /DEFINE DATA DIRECTION AS OUT (TO INTERFACE)
1041
1042 LCT /MOVE SR TO INTERFACE SERIALLY
1043 .-8-1
1044 SET SHIFT
1045 CLR SHIFT
1046 ICT
1047 ROTATE ZERO
1048 BR COPL F
1049 .-5
1050 CLR IOOUT
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
  
```

/NEXT TRANSFER WILL BE FROM INTERFACE

/FUNCTION IS DONE  
 /CALL GET COMMAND SUBROUTINE TO GET NEXT FUNCTION

/MOVE UNIT SELECT BIT TO SR7

/FLAG IS ALREADY SET. SAVE UNIT IN FLAG, ONCOUNT 0

/GET FIRST FUNCTION BIT TO SR7

1067	1045	0120	BR SR7 ZERO
1068	1046	1066	FUNCT4
1069			/FUNCTION 4 OR GREATER
1070	1047	0074	ROTATE
1071			/GET 2ND FUNCTION BIT
1072	1050	0120	BR SR7 ZERO
1073	1051	1057	FUNCT2
1074			/FUNCTION CODE IS 2 OR 3
1075			
1076	1052	0074	ROTATE
1077			/GET LAST FUNCTION BIT
1078	1053	0120	BR SR7 ZERO
1079	1054	1107	EMPTYBUF
1080			/FUNCTION CODE 1
1081	1055	0212	JUMP F2
1082	1056	1110	FILLBUF
1083			/FUNCTION CODE 0
1084	1057	0074	FUNCT2, ROTATE
1085			/GET LAST FUNCTION BIT
1086	1060	0120	BR SR7 ZERO
1087	1061	1105	PROSEC
1088			/FUNCTION CODE 3
1089	1062	0070	LCT
1090	1063	0000	0
1091	1064	0206	JUMP F1
1092	1065	0400	WRTSEC
1093			/CLR CNTR BITS TO INDICATE NORMAL DATA
1094			/FUNCTION 2
1095	1066	0074	FUNCT4, ROTATE
1096			/GET 2ND FUNCTION BIT
1097	1067	0120	BR SR7 ZERO
1098	1070	1076	FUNCT6
1099			/FUNCTION CODE IS 6 OR GREATER
1100	1071	0074	ROTATE
1101			/GET LAST FUNCTION BIT
1102	1072	0120	BR SR7 ZERO
1103	1073	1224	RDSTAT
1104			/FUNCTION 5
1105	1074	0212	JUMP F2
1106	1075	1243	CLRID
1107			/FUNCTION 4=UNUSED
1108	1076	0074	FUNCT6, ROTATE
1109			/GET LAST FUNCTION BIT
1110	1077	0120	BR SR7 ZERO
1111	1100	1275	RDREG
1112			/FUNCTION 7
1113	1101	0070	LCT
1114			/SET CNTR6 TO INDICATE DELETED DATA
1115	1122	0120	OCTAL
1116			/FUNCTION 6
1117	1103	0206	JUMP F1
1118	1134	0400	WRTSEC
1119			/POINTER TO READ SECTOR FUNCTION
1120	1105	0206	PROSEC, JUMP F1
1121	1106	0760	RDSEC

1122	1107	0016	EMPTYBUF, SET IOOUT
1123			/IOOUT IS CLEARED, SET IT TO INDICATE DATA IS
1124			/MOVING TO THE INTERFACE
1125	1110	0074	FILLBUF, ROTATE ZERO
1126	1111	0274	ROTATE ZERO
1127	1112	0214	OPEN STAT
1128	1113	0064	LSP
1129			/ROUTINE: FILL AND EMPTY BUFFER]
1130	1114	0210	OPEN ERREG
1131	1115	0264	LSP
1132			/CLEAR ERREG
1133	1116	0061	FLAG OFF
1134			/NOOP
1135	1117	0044	CLR BAR SHORT
1136			/ADDRESS THE 1ST BIT OF SECTOR BUFFER
1137	1120	0070	LCT
1138	1121	0177	-120-1
1139	1122	0152	BR XIIBIT F
1140	1123	1126	+3
1141	1124	0070	LCT
1142	1125	0277	-64-1
1143	1126	0230	OPEN TEMPA
1144			/WHICH FUNCTION IS THIS?
1145	1127	0106	BR 10830T T
1146	1130	1210	EMPTY1
1147			/EMPTYBUF
1148	1131	0012	XREQ, SET XREQ
1149			/REQUEST DATA TRANSFER
1150	1132	0073	LCT
1151	1133	0075	LSR
1152	1134	0064	LSP
1153			/INCREMENT BYTE COUNT AND RESTORE
1154	1135	0070	LCT
1155	1136	1141	NEWORD
1156	1137	0222	JUMP F4
1157	1140	0312	WAITRN
1158			/CALL WAITRN SUBR TO WAIT FOR DATA TRANSFER
1159	1141	0230	NEWORD, OPEN TEMPA
1160	1142	0070	LCT
1161	1143	0367	-8-1
1162	1144	0150	BR XIIBIT F
1163	1145	1150	+3
1164	1146	0070	LCT
1165	1147	0363	-12-1

```

1177 1150 0104 BR JOB30T F
1178 1151 1175 FILL1
1179
1180
1181 1152 0026 BYTEOUT, SET SHIFT
1182 1153 0006 INCR BAR
1183 1154 0024 CLR SHIFT
1184 1155 0073 ICT
1185 1156 0124 BR COFL F
1186 1157 1152 BYTEOUT
1187
1188 1160 0071 ESP
1189 1161 0124 BR COFL F
1190 1162 1131 XFRQ
1191
1192 1163 0012 SET XREQ
1193
1194 1164 0100 BR RUN F
1195 1165 1164 *-1
1196
1197 1166 0010 CLR XREQ
1198
1199 1167 0212 JUMP F2
1200 1178 1006 OKDONE
1201
1202 1171 0050 FIN WRTBUF
1203
1204 1172 0046 INCR BAR
1205
1206 1173 0026 SET SHIFT
1207 1174 0024 CLR SHIFT
1208
1209 1175 0053 FILL1, START WRTBUF
1210
1211 1176 0073 ICT
1212 1177 0124 BR COFL F
1213 1200 1171 *-7
1214
1215 1201 0050 FIN WRTBUF
1216
1217 1202 0046 INCR BAR
1218
1219 1203 0071 ESP
1220 1204 0124 BR COFL F
1221 1205 1131 XFRQ
1222
1223 1206 0212 JUMP F2
1224 1207 1006 OKDONE
1225
1226 1210 0032 EMPTY1, SET SECDAT
1227
1228 1211 0073 ICT
1229 1212 0075 LSR
1230 1213 0064 LSP
1231

```

```

1232 1214 0270 LCT
1233 1215 0367 *-0-1
1234 1216 2150 BR X1181T F
1235 1217 1152 BYTEOUT
1236 1220 0070 LCT
1237 1221 0363 *-12-1
1238
1239 1222 0212 JUMP F2
1240 1223 1152 BYTEOUT
1241
1242
1243
1244
1245 1224 0244 RDSTAT, OPEN TEMP
1246
1247 1225 0036 UNIT ONE
1248 1226 0072 LCT
1249 1227 0000 0
1250
1251 1230 0174 BR FLAG0 ZERO
1252 1231 1235 *-+4
1253
1254 1232 0034 UNIT ZERO
1255 1233 0070 LCT
1256 1234 0200 OCTAL
1257 1235 0075 LSR
1258 1236 0064 LSP
1259
1260 1237 0070 LCT
1261 1240 1765 PNTRDY
1262 1241 0226 JUMP F5
1263 1242 2640 CHKRDY
1264
1265
1266
1267
1268
1269
1270
1271 1243 0214 CLRID, OPEN STAT
1272 1244 0071 ESP
1273 1245 0075 LSR
1274
1275
1276 1246 0061 FLAG OFF
1277 1247 0070 LCT
1278 1250 0372 *-5-1
1279 1251 0122 BR SR7 T
1280 1252 1256 *-4
1281 1253 0074 ROTATE ZERO
1282 1254 0212 JUMP F2
1283 1255 1257 *-2
1284 1256 0076 ROTATE ONE
1285 1257 0073 ICT
1286 1260 0124 BR COFL F

```

```

/WHICH FUNCTION IS THIS?
/FILLBUF

```

```

/EMPTYBUF, MOVE A BYTE FROM SECTOR BUFFER
/TO INTERFACE SERIALY

```

```

/CHECK BYTE COUNT
/NOT DONE, GO REQUEST A DATA TRANSFER
/DONE, REQUEST TRANSFER OF LAST BYTE
/WAIT FOR TRANSFER COMPLETION

```

```

/EMPTYBUF FUNCTION IS COMPLETE
/END SECTOR BUFR WRT PULSE (000 NS)
/ADDRESS NEXT CELL OF SECTOR BUFFER
/SHIFT NEXT BIT FROM INTERFACE
/START SECTOR BUFR WRT PULSE
/LAST BIT OF BYTE?
/NO, DO ANOTHER BIT
/LAST BIT, END SECTOR BUFR WRT PULSE
/ADDRESS NEXT CELL OF SECTOR BUFFER
/CHECK BYTE COUNT
/NOT DONE, GO GET ANOTHER BYTE
/DONE FILLBUF FUNCTION
/SELECT SECTOR BUFR AS DATA LINE SOURCE
/INCREMENT AND SAVE THE BYTE COUNT

```

```

/SET UP THE BIT COUNT TO 8 BITS OR 12 BITS
/GO MOVE A BYTE TO INTERFACE

```

```

/SELECT THE SOFT UNIT SCRATCH PAD
/PRESELECT UNIT ONE

```

```

/WHICH UNIT? FLAG0=UNIT 1
/UNIT 1, SKIP UNIT 0 SETUP
/SELECT UNIT ZERO

```

```

/STORE SOFT UNIT BIT
/CALL CHECKRDY SUBROUTINE, RETURN TO CLRID

```

```

/CLEAR INIT DONE BIT OF STAT
/STATUS TO SHIFT REG

```

```

/END AROUND SHIFT OF FIRST 5 BITS

```

```

/ROUTINE: READ STATUS)

```

```

RDSTAT, OPEN TEMP

```

```

/PRESELECT UNIT ONE

```

```

/WHICH UNIT? FLAG0=UNIT 1
/UNIT 1, SKIP UNIT 0 SETUP

```

```

/SELECT UNIT ZERO

```

```

/STORE SOFT UNIT BIT

```

```

/CALL CHECKRDY SUBROUTINE, RETURN TO CLRID

```

```

/CLEAR INIT DONE BIT OF STAT
/STATUS TO SHIFT REG

```

```

/END AROUND SHIFT OF FIRST 5 BITS

```

```

1287 1261 1251      *0
1288      BR FLAGO T      /IF FLAG IS SET THEN ROTATE IS DONE
1289      GODUN
1290 1262 0176
1291 1263 1272
1292      FLAG ON
1293      ROTATE ZERO
1294      LCT
1295      -2-1
1296      JUMP F2
1297      ROT
1298
1299      GODUN, LSP      /RESTORE STAT AND GO DONE
1300      JUMP F2
1301      OKDONE
1302 1274 1006
1303
1304      /[ROUTINE: READ ERROR REGISTER]
1305
1306
1307      RDEREG, OPEN ERREG
1308      JUMP F2
1309      OKDONE+2
1310 1277 1010
1311
1312
1313      /[SUBROUTINE: DELAY]. THIS SUBROUTINE PROVIDES DELAYS IN MULTIPLES
1314      /OF .1MS. ENTER WITH RETURN ADDRESS IN THE SHIFT REG.
1315      /AND MULTIPLIER IN THE COUNTER
1316
1317      DELAY, OPEN RTNB      /SAVE THE RETURN ADDRESS
1318      LSP
1319
1320      LSR      /MULTIPLIER TO SHIFT REGISTER
1321
1322      LCT      /DELAY 498 CYCLES (98 MICRO SECONDS)
1323      -122-1
1324      ICT
1325      OPEN RTNB
1326      BR COFL F
1327      -3
1328 1307 0124
1329      ESP      /MOVE MULTIPLIER TO CNTR VIA RTNB
1330      LSP
1331      LSR
1332      LSR
1333      LSR
1334      LSP
1335      ICT      /INCREMENT THE MULTIPLIER
1336
1337      BR COFL F      /ANY MORE .1MS LOOPS?
1338      DELAY+1      /YES, GO TO IT
1339
1340      JUMP F4 IND      /NO, RETURN FROM SUBROUTINE
1341

```

```

1342
1343      /[SUBROUTINE: WRITE ZEROS]
1344      /THIS SUBROUTINE WRITES A SPECIFIED NUMBER OF ZEROS IF
1345      /WRITE GATE IS ON. IF WRITE GATE IS OFF IT ACTS AS A
1346      /DELAY OF N.5 BITS. ENTRANCE IS MADE WITH RETURN ADDRESS
1347      /IN THE SR. NUMBER OF BITS IN THE CNTR, AND A CLOCK
1348      /TRANSITION OCCURRING IMMEDIATELY PRIOR TO THE JUMP INTO
1349      /THIS SUBROUTINE.
1350
1351      *RTCS, OPEN RTN      /SAVE RETURN ADDRESS
1352      LSP
1353
1354      LSR      /PUT BIT COUNTER IN SR
1355
1356      OPEN TEMPA      /TEMPA IS THE PATH THROUGH THE SP
1357
1358      LOOP, LCT      /STALL 2.6 MICRO SECONDS
1359      -3-1
1360      ICT
1361      BR COFL F
1362      *2
1363      LSP      /NOOP
1364      ESP      /NOOP
1365
1366      TCG FLAG      /WRITE A CLOCK TRANSITION IF WRT GATE IS SET
1367
1368      LSP      /PUT BIT COUNT IN THE COUNTER
1369      ESP
1370
1371      ICT      /INCREMENT BIT COUNT
1372
1373      LSR      /PUT UPDATED BIT COUNT BACK IN SR
1374
1375      BR COFL F      /DONE ALL BITS?
1376      LOOP      /NO
1377
1378      OPEN RTN      /YES, RETURN FROM SUBROUTINE
1379      JUMP IND F1
1380
1381
1382      PGOTIT, JUMP F4      /POINTER TO GETWORD FROM WAITRUN
1383      GOTIT
1384
1385      /[ROUTINE: INITIALIZE CONT.]
1386
1387      TEST2, FLAG OFF      /CLEAR FLAG TO INDICATE R10 IS BEING TEST'D
1388
1389      TEST1, LCT      /LOOP TO TEST THAT SR IS 252 AND THAT
1390      -5-1      /IT CAN BE SHIFTED.
1391
1392      TOTAGN, BR SR7 ZERO      /TEST FAILURE
1393      INTER1
1394      ROTATE ONE
1395      BR SR7 ONE
1396

```

```

1397 INTER1
1398 ROTATE ZERO
1399 ICT
1400 BR COFL F
1401 TSTAGN
1402
1403 OPEN R10
1404 ESP
1405 LSR
1406
1407 ROTATE ZERO
1408 BR FLAGO ONE
1409 TEST2
1410
1411 TESTDN, JUMP F0
1412 TSTRN
1413
1414 INTER1, SET ERR
1415 JUMP F2
1416 STDONE
1417
1418
1419
1374 1374 2000 /OPEN
    
```

```

/TEST FAILURE
/CONTENTS OF R17 TO SR, SHOULD BE 125
/SHIFT SR ONCF TO CHANGE 125 TO 252
/HAS R10 BEEN TESTED ALREADY?
/NO
/YES, RETURN TO REMAINING INITIALIZE ROUTINE
/SELF TEST ERROR, SET ERROR AND GO SET DONE
    
```

```

/ISUBROUTINE! FINDHEADER AND FIND DATA ADDRESS MARK]
/SUBROUTINE TO LOCATE A LEGAL HEADER (CORRECT CRC AND TRACK #)
/ENTER WITH THE RETURN ADDRESS IN CNTR. ALSO ROUTINE TO FIND A DATA MARK
/FOR DELETED DATA MARK.
    
```

/THIS ROUTINE LOCATES A SIX BYTE PREAMBLE OF ZEROES.

```

1420 FINDMD, OPEN RTNB
1421 LSR
1422 LSP
1423
1424 OPEN TEMPA
1425 LCT
1426 -1
1427 LSR
1428 LSP
1429
1430 OPEN TEMPB
1431 LCT
1432 -3-1
1433
1434 TRYAGN, LSR
1435 LSP
1436
1437 CLR BAR LONG
1438 OPEN TEMPC
1439 LCT
1440 -24-1
1441 MOREPS, LSP
1442 LSP
1443
1444 LCT
1445 -200-1
1446 LSR
1447
1448 *BR SEPCLK T
1449 *+3
1450
1451 JUMP F3
1452 TIMERR
1453
1454 BR DECSR7 F
1455 NOZERO
1456
1457 ESP
1458 ICT
1459 BR COFL F
1460 MOREPS
1461 FLAG OFF
1462
1463 GETDAM, CLR BAR LONG
1464 LCT
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
    
```

/3 TO CNTR FOR RAD START OUTER COUNT, 768 BAD STARTS ALLOWED

/RESTORE BAD START COUNT

/RESET FOR A COUNT OF 4896 AS PREAMBLE FAILURE COUNT

/24 TO CNTR AS ZERO BIT COUNT

/RESTORE ZERO BIT COUNT

/PUT 0 IN SR7 FOR DATA COMPARISONS, ALSO CONSTANT FOR 48 MICRO SEC WAIT BRANCH

/WAIT 48 MICRO SECONDS FOR SEP CLK

/ERROR, NO SEP CLK

/WHAT IS SEP DATA?

/ONE, GO CHECK PREAMBLE FAILURES

/ZERO FOUND, CHECK ZERO COUNT

/NEED MORE ZEROES FOR PREAMBLE

/FOUND PREAMBLE, CLR FLAG TO INDICATE SEARCH FOR IDAM

/START SEARCH FOR IDAM OR DATA AM, BAR IS NOSTART COUNTER

/WAIT 48 MICRO SEC FOR SEP CLK

```

1475 1443 0067 -200-1
1476 1444 0046 WBR SEPCLK T
1477 1445 1450 .+3
1478 1446 0216 JUMP F3
1479 1447 1667 TIMERR
1480
1481 1450 0156 BR DECSR7 T
1482 1451 1755 NOTYET
1483
1484 1452 0164 BR MCEGSR F
1485 1453 1673 BADSRT
1486
1487 1454 0057 PRECRC
1488 1455 0056 CRC ONE
1489 1456 0056 CRC ONE
1490
1491 1457 0070 LCT
1492 1460 0067 -200-1
1493 1461 0346 WBR SEPCLK T
1494 1462 1465 .+3
1495 1463 0216 JUMP F3
1496 1464 1667 TIMERR
1497
1498 1465 0156 BR DECSR7 T
1499 1466 1673 BADSRT
1500 1467 0166 BR MCEGSR T
1501 1470 1673 BADSRT
1502
1503 1471 0056 CRC ONE
1504 1472 0056 CRC ONE
1505 1473 0056 CRC ONE
1506
1507 1474 0070 LCT
1508 1475 0067 -200-1
1509 1476 0346 WBR SEPCLK T
1510 1477 1502 .+3
1511 1500 0216 JUMP F3
1512 1501 1667 TIMERR
1513
1514 1502 0154 BR DECSR7 F
1515 1503 1673 BADSRT
1516 1504 0164 BR MCEGSR F
1517 1505 1673 BADSRT
1518
1519 1506 0070 LCT
1520 1507 0000 0
1521 1510 0075 LSR
1522
1523 1511 0070 LCT
1524 1512 0067 -200-1
1525 1513 0346 WBR SEPCLK T
1526 1514 1517 .+3
1527 1515 0216 JUMP F3
1528 1516 1667 TIMERR
1529

```

```

TRX01 FLOPPY CONTROLLER FIRMWARE PAL10 V142A 9-FEB-76 9:17 PAGE 10-2
1530 1517 0154 BR DECSR7 F
1531 1520 1673 BADSRT
1532 1521 0042 LDMD
1533 1522 0042 LDMD
1534 1523 0164 BR MCEGSR F
1535 1524 1673 BADSRT
1536
1537 1525 0070 LCT
1538 1526 0067 -200-1
1539 1527 0346 WBR SEPCLK T
1540 1530 1533 .+3
1541 1531 0216 JUMP F3
1542 1532 1667 TIMERR
1543
1544 1533 0156 BR DECSR7 T
1545 1534 1673 BADSRT
1546
1547 1535 0176 BR FLAGO T
1548 1536 1675 DAM
1549
1550 1537 0164 BR MCEGSR F
1551 1540 1673 BADSRT
1552
1553 1541 0056 CRC ONE
1554
1555 1542 0070 LCT
1556 1543 0067 -200-1
1557 1544 0346 WBR SEPCLK T
1558 1545 1550 .+3
1559 1546 0216 JUMP F3
1560 1547 1667 TIMERR
1561
1562 1550 0156 BR DECSR7 T
1563 1551 1673 BADSRT
1564 1552 0164 BR MCEGSR F
1565 1553 1673 BADSRT
1566
1567 1554 0042 LDMD
1568
1569 1555 0056 CRC ONE
1570
1571 1556 0270 LCT
1572 1557 0067 -200-1
1573 1560 0346 WBR SEPCLK T
1574 1561 1564 .+3
1575 1562 0216 JUMP F3
1576 1563 1667 TIMERR
1577
1578 1564 0156 BR DECSR7 T
1579 1565 1673 BADSRT
1580 1566 0166 BR MCEGSR T
1581 1567 1673 BADSRT
1582
1583 1570 0054 CRC ZERO
1584

```

```

1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639

HDCOM, OPEN TARTRK /TARGET TRACK ADDRESS TO BR
ESP
LSR
LCT /SET BIT COUNTER TO 8
-8-1
AGAIN3, BR SEPCLK F /WAIT FOR BIT CELL
.-1
BR DEGR7 T /SEP DATA EQUAL TO BR77
.+4 /NO, TRACK COMPARE ERROR
ROTATE ZERO /YES, GET NEXT TRACK ADDRESS BIT
JUMP F3
.+4
OPEN ERREG /SET ERREG BIT 9 TO INDICATE TRACK ERROR
ROTATE ONE
LSP
DATCRC /UPDATE THE CRC
ICT /INCREMENT AND TEST THE BIT COUNTER
BR COFL F /GO DO NEXT BIT
AGAIN3
LCT /TRACK COMPARED, SET UP BIT COUNTER FOR 8 BYTE
-8-1
AGAIN4, BR SEPCLK F /WAIT FOR BIT
.-1
FLAG OFF /CLEAR FLAG FOR NEXT ROUTINE
FLAG OFF /NOOP FOR LONG SEP CLK
FLAG OFF /NOOP FOR LONG SEP CLK
FLAG OFF /NOOP FOR LONG SEP CLK
DATCRC /UPDATE CRC
ICT /INCREMENT AND TEST BIT COUNT
BR COPL F /GO DO ANOTHER BIT
AGAIN4 /CONTINUE

```

/THIS ROUTINE COMPARES THE HEADER TRACK ADDRESS TO THE  
/DESIRED TRACK ADDRESS ON THE FLY. IT IS ENTERED AFTER  
/FINDING THE IDAM, ERREG BIT 9 IS SET IF AN ERROR IS DETECTED.

```

1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694

OPEN TARSEC /TARGET SECTOR ADDRESS TO BR
ESP
LSR
LCT /SET UP BIT COUNTER FOR 8 BITS
-8-1
AGAIN5, BR SEPCLK F /WAIT FOR A BIT
.-1
BR DEGR7 T /NO- DO THEY COMPARE?
.+3 /BAD, GO SET THE FLAG
JUMP F3 /GOOD, SKIP THE ERROR FLAG.
.+2
FLAG ON /SET FLAG TO INDICATE MISMATCH
ROTATE ZERO /BRING UP NEXT BIT
DATCRC /UPDATE THE CRC
ICT /BUMP THE BIT COUNTER
BR COFL F /ALL BITS COMPARED?
AGAIN5 /NO, LOOP BACK
LCT /YES, SETUP TO WAIT FOR END OF
-24-1 /CRC
AGAIN6, BR SEPCLK F /WAIT FOR BIT
.-1
ROTATE ZERO /NOOP FOR LONG SEP CLK
ROTATE ZERO /NOOP FOR LONG SEP CLK
ROTATE ZERO /NOOP FOR LONG SEP CLK
DATCRC /UPDATE CRC
ICT /BUMP THE BIT COUNTER
AGAIN6 /ALL DONE?
AGAIN6 /NO, LOOP BACK
JUMP F5 /YES, GO CHECK IF CRC IS ALL ZEROS
CKMCR
TIMERR, LCT /80 MICROSEC PASSED AND NO SEP CLOCK HAS BEEN
KTIMERR
JUMP F5
GOERDN

```

/THIS ROUTINE COMPARES THE HEADER SECTOR ADDRESS WITH THE  
/TARGET SECTOR ADDRESS ON THE FLY. IT IS ENTERED FROM  
/THE TRACK COMPARE ROUTINE. A MISMATCH WILL SET THE FLAG.



```

1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
BADSR T
JUMP F5
BDSRT
DAM,
BR MCEGSR T
BDSRT
CRC ZERO
LCT
-200-1
HBR SEPCLK T
+3
JUMP F3
TIMERR
BR MCEGSR F
BDSRT
LDMD
BR DEOSR7 T
DELDAT
CRC ONE
LCT
-200-1
HBR SEPCLK T
+3
JUMP F3
TIMERR
CRC ONE
BR DEOSR7 F
ENDDM
JUMP F3
BDSRT
DELDAT, CRC ZERO
LCT
-200-1
HBR SEPCLK T
/MISSING CLK SHOULD BE T
/JAM 6TH CRC BIT OF DATA AM
/WAIT FOR SIXTH BIT CELL
/MISSING CLK SHOULD BE F
/NOOP FOR LONG SEP CLK
/IF DATA8 THEN LOOK FOR DELETED DATA AM
/JAM 7TH BIT OF DATA AM
/WAIT FOR SEVENTH BIT OF DATA AM
/JAM LAST BIT OF DATA AM
/DATA SHOULD BE 1
/FLAG IS SET TO INDICATE NORMAL DATA MARK
/LAST DATA BIT WAS BAD
/JAM 7TH CRC BIT OF DEL DATA AM
/WAIT FOR 7TH CELL OF DEL DATA AM

```

```

1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
+3
JUMP F3
TIMERR
FLAG OFF
CRC ZERO
BR DEOSR7 F
BDSRT
ENDDM, BR MCEGSR F
BDSRT
JUMP F4
DATA
NOZERO, INCR BAR
BR BAROFL F
TRYAGN+3
LCT
KNXPRAM
JUMP F5
GOERDN
MUTVET, INCR BAR
LDMD
BR BAROFL F
GETDAMY1
LCT
KNXIDAM
JUMP F5
GOERDN
PNTRDY, JUMP F2
CLRZD
P/SRDY, JUMP F2
CLRZD
PNORDY, JUMP F2
OKDONE
JUMP F5
INTRDY
0
0
0
/OPEN
/OPEN
/OPEN
/INCREMENT AND TEST PREAMBLE FAILURE COUNT
/OK, TRY AGAIN FOR A PREAMBLE
/TOO MANY BITS WITH NO ZEROS
/INCR AND TEST IDAM OR DATA AM START FAILURE COUNT
/NOOP FOR LONG SEP CLK
/OK, TRY AGAIN
/TOO MANY ZEROS WHILE LOOKING FOR START OF
/IDAM OR DATA AM
/POINTERS FROM CHECKRDY SUBROUTINE TO RDSTAT ROUTINE
/POINTERS FROM CHECK RDY TO INITIALIZE ROUTINE

```

```

1803 /SUBROUTINE GETWORD AND GETCOMMAND1
1804 /SUBROUTINE TO GET AN EIGHT BIT WORD FROM THE INTERFACE.
1805 /IF TALKING TO A PDP8 INTERFACE IN 12 BIT MODE, THERE
1806 /WILL BE FOUR MEANINGLESS BITS PRECEDING THE DESIRED EIGHT
1807 /BIT WORD. ENTER THIS SUBROUTINE WITH THE RETURN ADDRESS
1808 /IN THE COUNTER. EXIT WITH THE ONES COMPLIMENT OF THE
1809 /DESIRED WORD IN THE SHIFT REGISTER. PARITY IS COMPUTED AND
1810 /CHECKED ON ALL WORDS.
1811
1812
1813 GETWRD, SET XREQ /REQUEST A WORD FROM INTERFACE
1814
1815 GETCMD, LSR /STASH THE RETURN ADDRESS
1816 OPEN RTNA
1817 LSP
1818
1819 LCT /CALL SUBR WAITRN TO WAIT FOR A WORD
1820 PGOTIT
1821 JUMP F4
1822 WAITRN
1823
1824 GOTIT, OFF FLAG /CLEAR FLAG FOR PARITY CHECK
1825
1826 CLR ENR /IN CASE RUN HAS A RESPONSE TO DONE
1827 CLR DONE
1828
1829 LCT /SET UP BIT COUNT IN CNTR. 8 BIT OR 12 BIT
1830 *-8-1
1831 BR XIIBIT F
1832 *-3
1833 LCT
1834 *-12-1
1835
1836 *ATDAT, BR DATAIN ONE /WHAT IS THE DATA BIT?
1837 *GOTONE /ITS A ONE, GO SAVE IT
1838
1839 BR COFL T /ITS A ZERO, WAS IT THE PARITY BIT (9TH BIT)?
1840 CHKPAR /YES, GO CHECK PARITY
1841
1842 ROTATE ONE /NO SAVE THE DATA BIT COMPLIMENTED IN SR
1843
1844 JUMP F4 /GO SHIFT UP ANOTHER BIT.
1845 NUTHER
1846
1847
1848
1849
1850 GOTONE, TOG FLAG /COMPLIMENT THE PARITY GENERATOR
1851
1852 BR COFL T /WAS IT THE PARITY BIT?
1853 CHKPAR /YES, GO CHECK PARITY
1854
1855 ROTATE ZERO /NO, SAVE THE COMPLIMENTED DATA BIT IN SR
1856
1857 NUTHER, SET SHIFT /SHIFT PULSE AND INCREMENT BIT COUNT

```

```

1858 2035 0073 ICT
1859 2036 0024 CLR SHIFT
1860
1861 2037 0222 JUMP F4
1862 2040 2021 PAYDAT
1863
1864
1865 2041 2176 CHKPAR, BR FLAGO ONE /WHERE THERE AN ODD NO. OF ONES?
1866 2042 2076 GOTWRD /YES, PARITY HAS GOOD
1867
1868 2043 0214 OPEN STAT /NO, STAT TO SR
1869 2044 0371 ESP
1870 2045 2075 LSR
1871
1872 LCT
1873 *-5-1
1874 BR SR7 T
1875 *-4
1876 ROTATE ZERO
1877 JUMP F4
1878 2054 2056 *-2
1879 2055 0076 ROTATE ONE
1880 2056 0073 ICT
1881 2057 0124 BR COFL F
1882 2060 2050 *-8
1883
1884 2061 0074 ROTATE ZERO
1885 2062 0076 ROTATE ONE
1886
1887 2063 0122 BR SR7 T
1888 2064 2070 *-4
1889 2065 0074 ROTATE ZERO
1890 2066 0222 JUMP F4
1891 2067 2071 *-2
1892 2070 0076 ROTATE ONE
1893
1894 2071 0064 LSP
1895
1896 2072 0070 LCT
1897 2073 0210 KPARER /ERRCODE FOR PARITY ERROR
1898 2074 0226 JUMP F5
1899 2075 2610 GOERON
1900
1901 2076 0270 GOTWRD, OPEN RTNA /WORD WAS GOOD, EXIT FROM GETWRD, GETCMD
1902 2077 0263 JUMP F0 IND

```

1983 /SUBROUTINE: STEPHEAD]  
 1984 /THIS SUBROUTINE WILL STEP THE SPECIFIED NUMBER OF TRACKS IN THE  
 1985 /SPECIFIED DIRECTION, DIRECTION IS DETERMINED BY THE HD DIR FLOP  
 1986 /THE NUMBER OF STEPS IS IN THE SR, RETURN ADDRESS IS IN THE CNTR,  
 1987 /EXIT IS TO THE RETURN ADDRESS IF HOME IS DETECTED, EXIT IS TO RETURN  
 1988 /PLUS 2 IF THE LAST STEP HAS BEEN TAKEN, AFTER THE LAST STEP IS TAKEN,  
 1989 /THE HEAD IS LOADED AND A 25MS DELAY IS EXECUTED FOR HEAD SETTLE TIME

```

1990 2100 0270 STEPHD, OPEN RTNA /STORE RETURN ADDR AND MOVE STEP COUNT TO CNTR
1991 2101 0064 LSP
1992 2102 0075 LSR
1993 2103 0071 ESP
1994 2104 0064 LSP
1995 2105 0136 CKHOME, BR HOME T /IS THE HEAD HOME?
1996 2106 2150 OUT /YES, GO EXIT
1997 2107 0073 ICT /NO, INCREMENT STEP COUNT AND STORE IN TEMPA
1998 2110 0075 LSR
1999 2111 0230 OPEN TEMPA
2000 2112 0064 LSP
2001 2113 0070 LCT
2002 2114 2124 SECPLS /PASS 30 TO DELAY SUBR FOR 3MS DELAY
2003 2115 0075 LSR
2004 2116 0070 LCT
2005 2117 0341 -30-1
2006 2120 0012 SET STPHD /ISSUE STEP PULSE
2007 2121 0010 CLR STPHD
2008 2122 0212 JUMP F2 /CALL DELAY SUBR
2009 2123 1300 DELAY
2010 2124 0012 SECPLS, SET STPHD /ISSUE SECOND STEP PULSE
2011 2125 0010 CLR STPHD
2012 2126 0070 LCT /CALL DELAY FOR 3MS DELAY
2013 2127 2135 DONSTP
2014 2130 0075 LSR
2015 2131 0070 LCT
2016 2132 0341 -30-1
2017 2133 0212 JUMP F2
2018 2134 1300 DELAY
2019 2135 0230 DONSTP, OPEN TEMPA /CHECK STEP COUNT
2020 2136 0071 ESP
2021 2137 2124 BR COFL F
2022 2140 2105 CKHOME /NOT DONE, GO CHECK IF HOME
    
```

```

1958 2141 0270 OPEN RTNA /DONE STEPPING, INCREMENT RETURN ADDRESS BY 2
1959 2142 0071 ESP
1960 2143 0073 ICT
1961 2144 0073 ICT
1962 2145 0270 DLY25, OPEN RTNA /STORE RETURN ADDRESS ALSO START OF 25MS DELAY SUBROUTINE
1963 2146 0075 LSR
1964 2147 0064 LSP
1965 2150 0342 LDMD /LOAD HEAD
1966 2151 0250 OPEN TEMPE /SET SOFT HD LOAD BIT
1967 2152 0072 LCT
1968 2153 0200 OCTAL
1969 2154 0075 DECIMAL
1970 2155 0064 LSR
1971 2156 0070 LCT /CALL DELAY SUBR FOR 25MS DELAY
1972 2157 2165 DONDLY
1973 2160 0075 LSR
1974 2161 0270 LCT
1975 2162 0000 -255-1
1976 2163 0212 JUMP F2
1977 2164 1300 DELAY
1978 2165 0270 DONDLY, OPEN RTNA /RETURN FROM STEP HEAD OR DELAY 25MS SUBROUTINE
1979 2166 0203 JUMP F0 IND
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993 /ROUTINE: READ SECTOR CONT.)
1994 READ, LCT /3 TO DATA MARK TRY COUNTER
1995 2167 0070 -3-1
1996 2170 0374 OPEN TEMPB
1997 2171 0234 LSR
1998 2172 0075 LSR
1999 2173 0064 LSP
2000 2174 0070 LCT
2001 2175 0207 -120-1
2002 2176 0073 ICT
2003 2177 0062 FLAG ON
2004 2202 0124 BR COFL F
2005 2201 2176 .-3
2006 2202 0073 ICT
2007 2203 0275 LSR
2008 2204 0216 JUMP F3
2009 2205 1441 SETDAM
    
```

```

2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
    DATA, CLR BAR /CLEAR THE BUFFER ADDRESS REGISTER
    BR SEPCLK F /WAIT FOR CLOCK
    .-1
    START WRTBUF /START THE WRITE PULSE FOR THIS BIT
    DATCRC /UPDATE THE CRC WITH SEP DATA
    BR BAROFL T /IS BUFFER FULL YET?
    GETCRC /YES, GO GET THE CRC
    FIN WRTBUF /NO, END THE WRITE PULSE
    INCR BAR /ADDRESS NEXT SECTOR BUFFER CELL
    JUMP F4 /LOOP BACK FOR NEXT BIT
    DATA+1
    GETCRC, FIN WRTBUF /END THE WRITE PULSE FOR THE LAST BIT
    LCT /SET BIT COUNT TO 16 FOR 2 BYTE CRC
    -16-1
    BR SEPCLK F /WAIT FOR NEXT BIT
    .-1
    LDMD /4 NOOPS FOR LONG SEP CLOCK
    LDMD
    LDMD
    LDMD
    DATCRC /PUT CRC BIT IN THE CRC GENERATOR
    ICT /INCREMENT AND TEST BIT COUNT
    BR COFL F /NOT DONE, GET ANOTHER
    .-9
    OPEN STAT /STATUS TO SHIFT REG
    ESP
    LSR
    BR SRT T /END AROUND SHIFT OF DRV RDY BIT OF STAT IN SR
    +4
    ROTATE ZERO
    JUMP F4
    +2
    ROTATE ONE
    LCT /END AROUND SHIFT OF NEXT 5 BITS OF STAT IN SR
    -5-1
    BR SRT T
    +4
    ROTATE ZERO
    JUMP F4
    +2
    ROTATE ONE
    ICT
    BR COFL F
    .-8
    LCT /SET BIT COUNTER TO 16 FOR CRC TEST
    -16-1
    BR CRC16 ONE
    DRCRCR
    CRC ZERO
    ICT /INCREMENT AND TEST BIT COUNTER
    BR COFL F
    .-5
    ROTATE ZERO
    LSP
    JUMP F2
    OKDONE
    DRCRCR, ROTATE ONE
    LSP
    LCT
    KDCRCR
    JUMP F5
    GOERDN

```

```

2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
    +4
    ROTATE ONE
    JUMP F4
    +2
    ROTATE ZERO
    LCT
    -5-1
    BR SRT T
    +4
    ROTATE ZERO
    JUMP F4
    +2
    ROTATE ONE
    ICT
    BR COFL F
    .-8
    LCT
    -16-1
    BR CRC16 ONE
    DRCRCR
    CRC ZERO
    ICT
    BR COFL F
    .-5
    ROTATE ZERO
    LSP
    JUMP F2
    OKDONE
    DRCRCR, ROTATE ONE
    LSP
    LCT
    KDCRCR
    JUMP F5
    GOERDN

```

```

2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161

```

/[SUBROUTINE: WAIT FOR RUN]  
 /THIS SUBROUTINE WILL WAIT FOR RUN. IF 46MS ELAPSES, THE HEAD IS UNLOADED  
 /AND THE ROUTINE CONTINUES WAITING FOR RUN. RETURN ADDRESS IS PASSED  
 /VIA THE COUNTER

```

      WATRNB, OPEN RTNB      /STASH THE RETURN ADDRESS
      LSR
      LSP
      BR RUN T              /GOT RUN?
      GOTRUN
      OPEN TEMPC           /PRESET LOOP COUNTER TO 0
      LCT
      0
      LSR
      LSP
      WBR RUN T           /TIME WHILE WAITING FOR FUN
      GOTRUN
      WBR RUN T
      GOTRUN
      WBR RUN T
      GOTRUN
      WBR RUN T
      GOTRUN
      ESP
      ICT
      BR COFL F
      BACK
      OPEN TEMPE
      ICT
      LSR
      UNWD
      BR RUN F
      0=1
      GOTRUN, CLR XREG
      OPEN RTNB
      JUMP IND F2

```

/INCREMENT AND TEST LOOP COUNT  
 /46MS NOT ELAPSED YET  
 /TIME IS EXPIRED (45.6 MS). CLEAR THE SOFT HDLD BIT AND UNLOAD THE HEAD  
 /WAIT FOR RUN. FOREVER IF NECESSARY  
 /IF RUN WAS RESPONSE TO XFREG  
 /RETURN FROM WATRNB SUBROUTINE

```

2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196

```

/[ROUTINE: INITIALIZE CONT.]  
 /CONTINUATION OF THE INITIALIZE SELF TEST

```

      TEST, LCT
      OCTAL
      252
      DECIMAL
      LSR
      OPEN R5
      LSP
      LCT
      OCTAL
      125
      DECIMAL
      LSR
      OPEN R10
      LSP
      FLAG ON
      BR FLAGO T
      +3
      JUMP F2
      INTER1
      OPEN R5
      ESP
      LSR
      JUMP F2
      1374
      1224
      071
      075
      1212
      1351
      000
      0000

```

/LOAD R5 WITH TEST PATTERN 252  
 /LOAD R10 WITH TEST PATTERN 125  
 /SET FLAG AND TEST IT  
 /FLAG FAILURE  
 /CONTENTS OF R5 TO SR. SHOULD BE 252  
 /GO CONTINUE UNIT TEST IN FLD 2  
 /OPEN  
 /OPEN

2197 /SUBROUTINE: MAGNITUDE COMPARISON)  
 2198 /THIS SUBROUTINE COMPARES THE EIGHT BIT NUMBERS IN REGISTERS F AND G  
 2199 /EXIT IS TO THE RETURN ADDRESS IF F<G. IF F<G, RETURN IS TO RTNA+2.  
 2200 /IF F>G, RETURN IS TO RTNA+4. CONTENTS OF F AND G ARE UNDEFINED AT  
 2201 /THE END OF THE SUBROUTINE

```

2202 2406 0230 MAGCOM, OPEN TEMPA /FOR BIT COUNT
2203 2401 0070 LCT /BIT COUNT IS 0
2204 2402 0367 -0-1
2205 2403 0075 LSP /RESTORE BIT COUNT
2206 2404 0064 LSP
2207 2405 0254 OPEN TEMPF /F TO SR
2208 2406 0071 ESP
2209 2407 0075 LSR
2210 2410 0120 BR SR7 ZERO /TEST F
2211 2411 2443 TSTG0 /ITS 0
2212 2412 0076 ROTATE ONE /ITS 1, BRING UP NEXT BIT
2213 2413 0064 LSP /RESTORE F
2214 2414 0260 OPEN TEMPG /G TO SR
2215 2415 0071 ESP
2216 2416 0075 LSR
2217 2417 0120 BR SR7 ZERO /TEST G
2218 2420 2432 GLESSF /ITS 0, G IS LESS THAN F
2219 2421 0074 NEXTG, ROTATE ZERO /ITS 1, BRING UP NEXT G BIT
2220 2422 0064 LSP /RESTORE G
2221 2423 0230 OPEN TEMPA /INCREMENT AND TEST BIT COUNT
2222 2424 0071 ESP
2223 2425 0075 ICT
2224 2426 0124 BR COFL F
2225 2427 2403 MAGCOM+3 /GO COMPARE ANOTHER BIT
2226 2430 0270 OPEN RTNA /ALL BITS COMPARED, NO DIFFERENCE
2227 2431 0203 JUMP F0 IND
2228 2432 0270 GLESSF, OPEN RTNA /G IS LESS THAN F RETURN TO RTNA +4
2229 2433 0071 ESP
2230 2434 0073 ICT
2231 2435 0073 ICT
2232 2436 0073 ICT
2233 2437 0073 ICT
2234 2438 0075 LSR
    
```

```

2252 2441 0064 LSP
2253 2442 0203 JUMP F0 IND
2254 2443 0074 TSTG0, ROTATE ZERO /F WAS 0, BRING UP NEXT BIT
2255 2444 0064 LSP /RESTORE F
2256 2445 0260 OPEN TEMPG /G TO SR
2257 2446 0071 ESP
2258 2447 0075 LSR
2259 2454 0120 BR SR7 ZERO /TEST G
2260 2451 2421 NEXTG /MATCHES F, GO BRING UP NEXT G BIT
2261 2452 0270 OPEN RTNA /G IS LESS THAN F, RETURN TO RTNA +2
2262 2453 0271 ESP
2263 2454 0226 JUMP F5
2264 2455 2436 GLESSF+4
    
```

/SUBROUTINE: FIND TRACK CONT.]

```

2456 0270 HUMERR, LCT /NONE FOUND BEFORE LAST STEP TAKEN
2457 0050 KMHERR
2460 0226 JUMP F5
2461 2610 GOERDN
    
```

/SUBROUTINE: DIFFERENCE]  
 /THIS SUBROUTINE COMPUTES THE DIFFERENCE BETWEEN TWO EIGHT BIT  
 /NUMBERS. ENTER WITH THE RETURN ADDRESS IN RTN, A IN THE  
 /COUNTER, AND B IN THE SHIFT REGISTER. EXIT IS MADE WITH THE  
 /COMPLEMENT OF THE DIFFERENCE IN THE SHIFT REGISTER.  
 /EXIT IS TO RTN IF A>B. EXIT IS TO RTN+2 IF A<B

```

2462 0230 DIF, OPEN TEMPA /OPEN TEMPORARY PATH THRU THE SP
2463 0120 BR COFL T /HAS A REACHED ALL ONES YET?
2464 2501 DIFB /YES, GO GET R FOR THE DIFFERENCE
2465 0064 LSP /NO, GET B
2466 0075 LSR /A INTO SHIFT REG
2467 0071 ESP /B INTO COUNTER
2470 0126 BR COFL T /HAS B REACHED ALL ONES YET?
2471 2503 DIFA /YES, GO GET A FOR THE DIFFERENCE
2472 0073 ICT /INCREMENT B
2473 0064 LSP // BRING BACK A
2474 0075 LSR /B INTO SHIFT REG
2475 0071 ESP // A INTO COUNTER
    
```

/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V102A 9-FEB-76 9117 PAGE 1502  
 2307 2476 0073 ICT /INCREMENT A  
 2308 2477 0226 JUMP F5 /GO BACK TO TEST A AGAIN  
 2309 2500 2463 DIF+1  
 2310  
 2311  
 2312 2501 0270 DIFB, OPEN RTNA /B IS THE COMPLEMENT OF THE DIFFERENCE  
 2313 2502 0203 JUMP F0 IND /EXIT A=BB  
 2314  
 2315  
 2316  
 2317 2503 0270 DIFA, OPEN RTNA /A IS THE COMPLEMENT OF THE DIFFERENCE  
 2318 2504 0071 ESP /INCREMENT THE RETURN ADDRESS BY 2  
 2319 2505 0073 ICT  
 2320 2506 0073 ICT  
 2321 2507 0064 LSP /RESTORE RETURN ADDRESS TO SCRATCHPAD AND A TO BR  
 2322 2510 0075 LSR  
 2323 2511 0071 ESP  
 2324 2512 0064 LSP  
 2325 2513 0075 LSR  
 2326  
 2327 2514 0203 JUMP F0 IND /EXIT A=BB  
 2328  
 2329  
 2330  
 2331  
 2332  
 2333  
 2334  
 2335  
 2336  
 2337  
 2338  
 2339  
 2340  
 2341  
 2342  
 2343  
 2344  
 2345  
 2346  
 2347  
 2348  
 2349  
 2350  
 2351  
 2352  
 2353  
 2354  
 2355  
 2356  
 2357  
 2358  
 2359  
 2360  
 2361

/[ROUTINE1 FIND HEADER CONT.]  
 /THIS ROUTINE CHECKS THE CRC, AND THE RESULTS OF THE TRACK  
 /AND SECTOR COMPARISONS.

CKHCRC, LCT /PRESET BIT COUNT TO 16 FOR CRC  
 -16-1  
 BR CRC16 ONE /IS CRC ZERO  
 HRCRCR /NO, LOG ERROR AND TRY AGAIN  
 ICT /YES, CRC GOOD SO FAR, BUMP BIT CNTR  
 CRC ZERO /BRING UP NEXT CRC BIT  
 BR COFL F /ALL BITS TESTED?  
 .05 /NO, BRANCH BACK  
 OPEN ERREG /YES, CRC WAS GOOD, CHECK TRK COMP  
 ESP  
 LSR  
 LCT /ROTATE BIT 0 TO BIT 7  
 -7-1  
 ROTATE ZERO  
 ICT  
 BR COFL F /DONE ROTATING?  
 .03 /NO

/RX01 FLOPPY CONTROLLER FIRMWARE PAL10 V102A 9-FEB-76 9117 PAGE 1503  
 2362 2536 0122 BR SRT ONE /YES, WAS THERE A BAD COMPARE  
 2363 2537 2542 TKSNER /YES, GO REPORT A TRACK SEEK ERROR  
 2364  
 2365 2544 0264 OPEN RTNA /CORRECT TRACK, EXIT FROM FIND HDR SUBR  
 2366 2541 0207 JUMP F1 IND  
 2367  
 2368  
 2369  
 2370  
 2371 2542 0070 TKSNER, LCT /HEADER CRC WAS NOT CORRECT  
 2372 2543 0150 KTKSKR /ADDRESS DID NOT COMPARE, MUST  
 2373 2544 0226 JUMP F5 /EXIT TO ERROR NONE  
 2374 2545 2610 GOERDN  
 2375  
 2376  
 2377 2546 0070 HRCRCR, LCT /HEADER CRC WAS NOT CORRECT  
 2378 2547 0140 KRCRCR /ROTATE BIT 0 TO BIT 7  
 2379 2552 0275 LSR /ROTATE ZERO  
 2380 2551 0210 OPEN ERREG /LOG THE ERROR  
 2381 2552 0064 LSP  
 2382  
 2383 2553 0226 JUMP F5 /GO TRY ANOTHER HEADER  
 2384 2554 2557 RADHDR  
 2385  
 2386  
 2387  
 2388  
 2389 2555 0170 BDSRT, BR FLAGO T /BAD START ON DATA AM OR IDAM?  
 2390 2556 2577 RADDAM  
 2391  
 2392 2557 0230 BADHDR, OPEN TEMPA /IDAM, INCREMENT AND TEST BAD START INNER COUNT  
 2393 2560 0071 ESP  
 2394 2561 0073 ICT  
 2395 2562 0275 LSR  
 2396 2563 0064 LSP  
 2397 2564 0124 BR COFL F /NO OVERFLOW, GO TRY ANOTHER HEADER  
 2398 2565 2615 PTRYAG /INCREMENT AND TEST BAD START OUTER COUNT  
 2399 2566 0234 OPEN TEMPB  
 2400 2567 0071 ESP  
 2401 2570 0073 ICT  
 2402 2571 0124 BR COFL F /NO OVERFLOW, GO TRY AGAIN  
 2403 2572 2615 PTRYAG /TOO MANY TRIES FOR A HEADER  
 2404 2573 0070 LCT  
 2405 2574 0160 XSTRYS, KXSTRYS  
 2406 2575 0226 JUMP F5  
 2407 2576 2610 GOERDN  
 2408  
 2409  
 2410 2577 0234 BADDAM, OPEN TEMPB  
 2411 2600 0071 ESP  
 2412 2601 0073 ICT  
 2413 2602 0075 LSR  
 2414 2603 0064 LSP  
 2415 2604 0124 BR COFL F  
 2416 2605 2617 PGETDA /NO OVERFLOW GO TRY FOR DATA AM AGAIN

```
2417 2609 0070 NODAM, LCT
2418 2607 0170 LCT KNODAM
2419 2610 0210 GOERDN, OPEN ERREG
2420 2611 0075 LSR
2421 2612 0064 LSR
2422 2613 0212 JUMP F2
2423 2614 1000 ERDONE
2424
2425 2615 0216 PTRYAG, JUMP F3
2426 2616 1413 TRYAGN
2427
2428
2429 2617 0216 PGETDA, JUMP F3
2430 2620 1441 GETDAM
2431
2432
2433
2434
2435
2436 2621 0070 /ROUTINE: INITIALIZE CONT.1
2437 2622 0030 WRONG, LCT
2438 2623 0226 K-RONG
2439 2624 2610 GOERDN
2440
2441 2625 0070 DNRCAL, LCT
2442 2626 1771 PNORDY
2443 2627 0226 JUMP F5
2444 2630 2640 CHKRDY
2445
2446 2631 0070 INTRDY, LCT
2447 2632 0770 GOREAD
2448 2633 0274 OPEN RTN
2449 2634 0075 LSR
2450 2635 0064 LSR
2451 2636 0202 JUMP F0
2452 2637 0252 BOOT
2453
2454
2455
```

```
2456 2640 0274 CHKRDY, OPEN RTN /SAVE RETURN ADDRESS
2457 2641 0075 LSR
2458 2642 0064 LSR
2459 2643 0070 LCT
2460 2644 0375 -2-1
2461 2645 0230 OPEN TEMPA /FOR INDEX PASS COUNT
2462 2646 0075 NEMPAS, LSR /RESTORE INDEX PASS COUNT
2463 2647 0064 LSP
2464 2650 0061 FLAG OFF /CLOSE INDEX WINDOW
2465 2651 0042 LDHD /TO CLEAR INDEX FLOP
2466 2652 0070 LCT /FOR 15 TIMES THROUGH 10MS LOOP
2467 2653 0360 -15-1
2468 2654 0234 STDLY, OPEN TEMPB /RESTORE OUTER COUNT
2469 2655 0075 LSR
2470 2656 0064 LSP
2471 2657 0070 LCT /FOR 40 TIMES THROUGH .25MS LOOP
2472 2660 0327 -40-1
2473 2661 0240 OPEN TEMPC /RESTORE INNER COUNT
2474 2662 0075 SPBACK, LSR
2475 2663 0064 LSP
2476 2664 0070 LCT /WAIT .25 MS FOR INDEX
2477 2665 0005 BR INDX T /FOUND INDEX
2478 2666 0116 SAWIND
2479 2667 2714 ICT
2480 2670 0073 BR COFL F
2481 2671 0124 .-4
2482 2672 2666
2483 2673 0240 OPEN TEMPC /INCREMENT AND TEST INNER COUNT
2484 2674 0071 ESP
2485 2675 0073 ICT
2486 2676 0124 BR COFL F
2487 2677 2662 SPBACK
2488 2678
```



```

2511 2700 0234 OPEN TEMPB
2512 2701 0071 ESP
2513 2702 0073 ICT
2514 2703 0124 BR COFL F
2515 2704 2655 STDLY+1
2516 2705 0176 BR FLAGO ONE
2517 2706 2767 UNRDY
2518 2707 0062 FLAG ON
2519 2710 0070 LCT
2520 2711 0374 -3-1
2521 2712 0226 JUMP FS
2522 2713 2654 STDLY
2523 2714 0230 SAWIND, OPEN TEMPB
2524 2715 0071 ESP
2525 2716 0073 ICT
2526 2717 0124 BR COFL F
2527 2720 2646 NEMPAS
2528 2721 0174 BR FLAGO ZERO
2529 2722 2767 UNRDY
2530 2723 0274 OPEN RTN
2531 2724 0071 ESP
2532 2725 0073 ICT
2533 2726 0073 ICT
2534 2727 0075 LSR
2535 2730 0064 LSP
2536 2731 0214 OPEN STAT
2537 2732 0071 ESP
2538 2733 0075 LSR
2539 2734 0076 ROTATE ONE
2540 2735 0061 FLAG OFF
2541 2736 0070 ROT3,
2542 2737 0374 -3-1
2543 2740 0122 BR SR7 T
2544 2741 2745 +4
2545 2742 0074 ROTATE ZERO
2546 2743 0226 JUMP FS
2547 2744 2746 +2
2548 2745 0076 ROTATE ONE
2549 2746 0073 ICT
2550 2747 0124 BR COFL F
2551 2750 2740 .-8
2552 2751 0176 BR FLAGO T

```

/INCREMENT AND TEST OUTER COUNT

/WAS INDEX WINDOW OPEN?  
/YES, NO INDEX WITHIN 100MB

/NO, OPEN WINDOW

/FOR 3 TIMES THROUGH 10 MS LOOP  
/THE WINDOW IS 30 MS WIDE

/GO LOOK FOR INDEX

/INCREMENT AND TEST INDEX PASS COUNT

/THIS WAS 1ST INDEX, GO LOOK FOR SECOND

/THIS WAS 2ND INDEX, WAS THE WINDOW OPEN?

/NO, INDEX OCCURRED TOO SOON

/YES, INDEX OCCURRED BETWEEN 150 AND 100 MB, INCREMENT  
/RETURN ADDRESS BY 2

/SET DRV RDY BIT OF STAT IN SR

/FLAG OFF TO INDICATE FIRST PASS

/END AROUND SHIFT OF THE NEXT 3 BITS OF STAT IN SR

```

2560 2752 2764 EXCHRY
2561 2753 0140 BR WRTER F
2562 2754 2760 +4
2563 2755 0074 ROTATE ZERO
2564 2756 0226 JUMP FS
2565 2757 2761 +2
2566 2760 0076 ROTATE ONE
2567 2761 0062 FLAG ON
2568 2762 0226 JUMP FS
2569 2763 2736 ROT3
2570 2764 0064 EXCHRY, LSP
2571 2765 0274 OPEN RTN
2572 2766 0217 JUMP FS IND
2573 2767 0214 OPEN STAT
2574 2770 0071 ESP
2575 2771 0075 LSR
2576 2772 0074 ROTATE ZERO
2577 2773 0220 JUMP FS
2578 2774 2735 ROT3-1
2579 2775 0000 ?
2580 2776 0000 0
2581 2777 0000 0
2582 2778 0000 0
2583 2779 0000 0
2584 2780 0000 0
2585 2781 0000 0
2586 2782 0000 0
2587 2783 0000 0
2588 2784 0000 0
2589 2785 0000 0
2590 2786 0000 0
2591 2787 0000 0
2592 2788 0000 0
2593 2789 0000 0
2594 2790 0000 0
2595 2791 0000 0
2596 2792 0000 0
2597 2793 0000 0

```

/LAST, GO EXIT

/UPDATE WRITE PROTECT BIT OF STAT IN SR

/GO SHIFT AROUND LAST 3 BITS

/RESTORE THE STAT

/RETURN FROM CHKRDY SUBROUTINE

/CLEAR DRV READY BIT OF STAT IN SR

/GO UPDATE REST OF STAT IN SR

/OPEN

/OPEN

/OPEN

0000 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
0100 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
0200 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
0300 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
0400 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
0500 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
0600 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
0700 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
1000 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
1100 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
1200 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
1300 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
1400 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
1500 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
1600 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
1700 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
2000 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
2100 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
2200 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
2300 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
2400 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
2500 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
2600 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
2700 11111111 11111111 11111111 11111111 11111111 11111111 11111111 11111111  
3000  
3100  
3200  
3300  
3400  
3500  
3600  
3700

4000  
4100  
4200  
4300  
4400  
4500  
4600  
4700  
5000  
5100  
5200  
5300  
5400  
5500  
5600  
5700  
6000  
6100  
6200  
6300  
6400  
6500  
6600  
6700  
7000  
7100  
7200  
7300  
7400  
7500  
7600  
7700

A 0562  
 ABACK 0535  
 ABV43 0344  
 AGAIN 0531  
 AGAIN1 0550  
 AGAIN2 0722  
 AGAIN3 1576  
 AGAIN4 1616  
 AGAIN5 1635  
 AGAIN6 1653  
 B 0564  
 BACK 0564  
 BADDAM 2322  
 BADHDR 2577  
 BADSRT 2557  
 RBACK 0554  
 BDSRT 2555  
 BOOT 2552  
 BYTEOU 1152  
 C 0615  
 CBACK 0576  
 CEGATE 0676  
 CFINSE 0351  
 CHKPAR 2041  
 CHKRDY 2640  
 CHKSEC 0730  
 CKHCRC 2515  
 CKHOME 2105  
 CLRIO 1243  
 CNGATE 0666  
 D 0653  
 DAM 1675  
 DAMSUP 0460  
 DATA 2206  
 DATAA 0571  
 DBACK 0646  
 DCR CER 2304  
 DELAY 1300  
 DELDAT 1727  
 DIF 2462  
 DIFA 2503  
 DIFB 2501  
 DLY25 2145  
 DNRCAL 2625  
 DONDLY 2165  
 DONSTP 2135  
 DUNSTP 0305  
 E 0627  
 EMPTY1 1210  
 EMPTYB 1107  
 ENDDAM 1742  
 ERDONE 1000

ERTRK 0242  
 EXCHRY 2764  
 FILL1 1175  
 FILLBU 1110  
 FINDHD 1400  
 FINDSE 0714  
 FINDTR 0103  
 FUNCT 1036  
 FUNCT2 1057  
 FUNCT4 1066  
 FUNCT6 1076  
 GETCMD 2001  
 GETCRC 2221  
 GETDAM 1441  
 GETMRD 2000  
 GLESSF 2432  
 GODONE 0712  
 GODUN 1272  
 GOERDN 2610  
 GOREAD 0770  
 GOTIT 2010  
 GOTONE 2030  
 GOTRUN 2347  
 GOTWRD 2076  
 HCR CER 2546  
 HDRCOM 1571  
 HDSETL 0322  
 HLPDLY 0466  
 HMERR 2456  
 ILTRK 0206  
 INI0 0045  
 INTER1 1374  
 INTRDY 2631  
 LOOP 1326  
 MAGCOM 2400  
 MOREOS 1421  
 NEWORD 1141  
 NEWPAS 2646  
 NEXTG 2421  
 NODAM 2606  
 NOSTPS 0357  
 NOTYET 1755  
 NOZERO 1746  
 NUTHER 2034  
 NXDRV0 0064  
 NXDRV1 0070  
 NXHDR 0737  
 NXIDAM 1761  
 NAPRAM 1751  
 OKDONE 1006  
 OUT 2150  
 PDNRCL 0372

PFUNCT 0370  
 PGETDA 2617  
 PGOIT 1346  
 PNORDY 1771  
 PNTRDY 1765  
 PRDSEC 1105  
 PRTERP 0503  
 PTRYAG 2615  
 PUTSEC 0145  
 PUTTRY 0166  
 PYSRDY 1767  
 RCALOK 0060  
 RDEREG 1275  
 RDSEC 0760  
 RDSTAT 1224  
 READ 2167  
 READOK 0706  
 RECAL0 0035  
 RECAL1 0034  
 RFINTR 0355  
 ROT 1251  
 ROT3 2736  
 SAWIND 2714  
 SECHLF 0543  
 SECPLS 2124  
 SELFER 0620  
 SPBACK 2662  
 STASH 0437  
 STDLY 2654  
 STDONE 1031  
 STEPHD 2100  
 STPOUT 0275  
 SWGATF 0407  
 TEST 2352  
 TEST1 1351  
 TEST2 1350  
 TESTDN 1372  
 TIMERR 1667  
 TSKER 2542  
 TRKE0 0246  
 TRYAGN 1413  
 TSTAGN 1353  
 TSTG0 2443  
 TSTRTN 0004  
 UDIF 0134  
 UNRDY 2767  
 UONE 0120  
 USAME 0141  
 UZERO 0127  
 WAIT 0743  
 WAITRN 2312  
 WATDAT 2021


WHCHDR 0075  
 WRONG 2621  
 WRT08 1322  
 WRTCRC 0624  
 WRTDAM 0514  
 WRTPST 0506  
 WRTSEC 0400  
 XPRQ 1131  
 XSTRY8 2573

ERRORS DETECTED: 0  
 LINKS GENERATED: 0  
 RUN-TIME: 18 SECONDS  
 3K CORE USED

"THIS DRAWING AND SPECIFICATIONS HEREAFTER ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART IN ANY MANNER FOR THE PURPOSES OF SALE OR FOR THE REPRODUCTION OF ANY PART THEREOF WITHOUT THE WRITTEN PERMISSION OF DIGITAL EQUIPMENT CORPORATION." COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION

**NOTES:**

1. UNLESS OTHERWISE SPECIFIED:  
A ALL RESISTORS ARE 1/8W, ±5%
2. WASHER TO BE USED BETWEEN ITEMS 57 AND 58 WILL BE SUPPLIED WITH THE D41CB TRANSISTOR ONLY BY G.E.. THE WASHER IS ONLY REQUIRED WHEN USING THE G.E. TYPE TRANSISTOR.



IC TYPE	QTY	REF. DESIGNATION	DESCRIPTION
7475	4		
7445	4	B	
74157	4	A	
74123	6	E	
IC TYPE	GND	+5V	

GND AND 5V ARE USUALLY PIN 7 AND 14 RESPECTIVELY EXCEPT AS STATED ABOVE

IC PIN LOCATIONS

QTY	REF. DESIGNATION	DESCRIPTION	PART NO.	ITEM NO.
	M7727	ETCH BOARD REV. E		
PARTS LIST				
DATE	BY	DATE	BY	DATE
12/31/74	[Signature]	1/10/75	[Signature]	1/10/75
TITLE				
READ/WRITE CONTROL				
SCALE	SHEET	OF	SHEET	OF
	1	6		
SEMICONDUCTOR CONVERSION CHART				
DEC. NO.	EIA NO.	DEC. NO.	EIA NO.	

THIS DRAWING AND SPECIFICATIONS HEREBY ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974, DIGITAL EQUIPMENT CORPORATION.

1-0-222LWS 2

PARTS LIST

QTY	REF DESIGNATION	DESCRIPTION	PART NO.	QTY
		X-Y COORDINATE HOLE LOCATION	K-00-M7727-0-4	1
		ASSY/ DRILL HOLE LAYOUT	D-M-M7727-0-5	2
		MODULE ECO HISTOY	B-M-M7727-0-6	3
1		ETCHED CIRCUIT BOARD	D-1A-501570-00	4
2	C17, C18	CAP 100 pF	1000016-00	5
1	C9	CAP 180 pF	1000020-00	6
2	C8, C14	CAP 220 pF	1000021-00	7
32	C1, C2, C4, C10, C11, C15, C16, C20, C21, C23, C24, C26, C27, C29, C30, C37, C38, C39, C40, C42, C44, C45, C46, C47, C49-C57	CAP .0.1uF	1001610-00	8
2	C3, C5	CAP 6.8uF 35V	1005306-00	9
2	C34, C35	CAP 190uF	1009433-00	10
1	C38	CAP 50uF	1000080-00	11
7	C7, C6, C12, C13	CAP .047uF	1010978-32	12
5	C19, C25, C26, C28, C36	CAP .005uF	1001765-00	13
10	D4, D7, D9, D12, D14, D15, D16, D17, D18, D19	DIODE D671	1103309-00	14
8	D3, D5, D8, D9, D10, D11, D21, D22	DIODE 1N472	1105275-00	15
10	D23, D24, D26, D27, D28, D29, D30, D31, D32, D33	DIODE 1N4004	1105796-00	16
1	D20	DIODE 1N4742 12V	1109502-00	17
2	D1, D2	DIODE 5.1V	110713-00	18
9	R90, R92 - E99	RES 150 1/4W 5%	1300250-00	19
1	R41, R04, R105, R06	RES 680 1/2W 5%	1300347-00	20
12	R6, R14, R17, R23, R24, R26, R26, R28, R29, R30, R34, R34	RES 1K 1/4W 5%	1300365-00	21
4	R2 - R11	RES 1.2K 1/2W 5%	1300385-00	22
6	R22, R27, R42, R42, R44, R44	RES 68 1/2W 5%	1309405-00	23
7	R12, R16, R23, R23, R25, R25, R25, R25, R102	RES 1.5K 1/4W 5%	1300391-00	24
4	R5, R26, R39, R40	RES 51 1/8W 1%	1302411-00	25
1	R5	RES 2.7K 1/8W 1%	1304868-00	26
11	R3, R4, R7, R12, R15, R18, R18, R25, R27, R42, L92	RES 3.3K 1/4W 5%	1300439-00	27
6	R1, R2, R22, R24, R45, R107	RES 1 1/2W 5%	1300479-00	28
11	R3, R37, R38, R52, R58, R62, R66, R72, R76, R103, R112	RES 1.2K 1/4W 1%	1302871-00	29
1	R32	RES 196 1/8W 1%	1302956-00	30
2	R33, R34	RES 464 1/8W 1%	1303047-00	31
2	R28, R29	RES 34.8K 1/4W 1%	1303156-00	32
4	R51, R61, R65, R73	RES 1.2K 1/8W 1%	130332-00	33
2	R82, R83	RES 100 5/8W 5%	1309094-00	34
2	R30, R31	RES 196K 1/8W 1%	1309699-00	35
6	R55, R59, R67, R74, R110, R112	RES 4.69K 1/4W 1%	1309856-00	36

PARTS LIST


QTY	REF DESIGNATION	DESCRIPTION	PART NO.	QTY
1	L5	CHOKE 1000 MHY	1602763-00	37
2	L2, L4	CHOKE 33 MHY	1601759-00	38
2	L1, L3	CHOKE 120 MHY	1610163-00	39
1	E17	I.C. 7450	1905549-00	40
2	E16, E18	I.C. 7412	1905597-00	41
1	E14	I.C. 7402	1909039-00	42
1	E13	I.C. 7404	1909624-00	43
2	E4, E6	I.C. 7403	1909858-00	44
3	E1, E9, E21	I.C. 1414	1909858-00	45
5	E2, E3, E12, E19, E20	I.C. 74451	1910496-00	46
1	E10	I.C. 74123	1910436-00	47
2	E8, E11	I.C. 72733	1910648-00	48
1	E15	I.C. 74157	1910655-00	49
1	E5	I.C. 7412	191074-00	50
1	J1	I.C. SOCKET 16 PIN	1910858-00	51
9	Q9 THRU Q15, Q25, Q26	TRANS MIXAROS	1910105-00	52
8	Q1 - Q5, Q8	TRANS MIXAROS	1910106-00	53
8	Q17 - Q24	TRANS D44C8	1910421-00	54
86	Z HOLES	WIRE WRAP PIN	1910385-01	55
3	J2	CONN 2 POS	1912204-00	56
8	"X" HOLES	SCREW, PAN HD 4/40 X 5/16	1900610-01	57
8	"X" HOLES	NUT, KEP 4/40 X 1/4 X 3/16	1900657-00	58
1	E7	I.C. 75452	1910645-00	59
4	R54, R56, R69, R70	RES 14.7K 1/4W 1%	1902941-00	60

REVISIONS		
CHK	CHANGE NO	REV

TITLE	READ/WRITE CONTROL	SIZE CODE	D CS M7727-0-1	NUMBER		REV.	C
SCALE		SHEET	2	OF	6	DIST.	

DCS M7727-0-1 C





THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM DIGITAL EQUIPMENT CORPORATION.



REVISIONS		
CHK	CHANGE NO.	REV.

THE DRAWING AND SPECIFICATION HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS UNLESS WRITTEN PERMISSION IS OBTAINED FROM DIGITAL EQUIPMENT CORPORATION.

DCS M7727-0-1




REVISIONS		
CHK	CHANGE NO.	REV.

TITLE READ / WRITE CONTROL (D4) DCS M7727-0-1  
 SCALE 1:1 SHEET 4 OF 6

DCS M7727-0-1



"THE DRAWING AND SPECIFICATIONS HEREAFTER ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION"



REVISIONS		
CHK	CHANGE NO.	REV.



THE DRAWING AND SPECIFICATIONS HEREIN ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION



REVISIONS		
CHK	CHANGE NO.	REV.



## CUSTOMER PRINT SET INDEX

SEQUENCE

SEQUENCE

THIS IS PRINT SET 

--	--	--	--	--	--


H771 POWER SUPPLY  
H771-A CIRCUIT SCHEMATIC  
H771-C CIRCUIT SCHEMATIC  
H771-D CIRCUIT SCHEMATIC  
RXØ1 POWER BOARD ASSY  
RXØ1 POWER SUPPLY BOARD

B-DD-H771-Ø  
D-CS-H771-A-1  
D-CS-H771-C-1  
D-CS-H771-D-1  
D-AD-7010718-0-0  
D-CS-5411398-0-1

UNIT VARIATIONS		PRINT SET			
VAR	TITLE	1			
H771-A	RXØ1 POWER SUPPLY, 115V, 6ØHZ	X			
H771-C	RXØ1 POWER SUPPLY, LOW VOLT, 5ØHZ	X			
H771-D	RXØ1 POWER SUPPLY, HIGH V, 5ØHZ	X			

REVISIONS				USED ON OPTION/MODEL	DRN.	DATE	TITLE						
DATE	CHG. NO.	REV			W. McCarthy	2/3/75	H771 POWER SUPPLY						
7-75	H771-1	A		RXØ1	CHK'D. W.F.M. McCarthy	6/13/75							
10-75	H771-2	B			PROJ. ENG. [Signature]	6/13/75							
11-75	H771-3	C			PROD. [Signature]	6/13/75	SIZE	CODE	NUMBER			REV	
3-76	H771-4	D			FIELD SERV. [Signature]	6/13/75	B	DD	H771-Ø			D	
				SHEET	1 OF 3		DIST						

DEC 16 (13251) 1062 1A (R) 972



TITLE	SHEET 2 OF 3	SIZE CODE	NUMBER	REV
H771 POWER SUPPLY		B DD	H771-Ø	D

MECHANICAL					ELECTRICAL										
CUSTOMER PRINT SET	MFG. SET	FIND NO.	DRAWING NO.	REV	NO OF SHT	DESCRIPTION	OPTION NO./FILE DATE	CUSTOMER PRINT SET	MFG. SET	FIND NO.	DRAWING NO.	REV	NO OF SHT	DESCRIPTION	OPTION NO./FILE DATE
		1	E-UA-H771- <del>β</del> - <del>β</del>	D	2	H771 POWER SUPPLY ASSY		X		1	B-DD-H771- <del>β</del>	D	3	H771 POWER SUPPLY	
			E-MD-7412667-0-0	D	1	CHASSIS, POWER SUPPLY		X			D-CS-H771-A-1	B	1	H771-A CIRCUIT SCHEMATIC	
			D-AD-7010680-0-0	C	1	TRANSFORMER ASSY, 6 <del>φ</del> HZ		X			D-CS-H771-C-1	C	1	H771-C CIRCUIT SCHEMATIC	
			D-AD-7010704-0-0	E	1	TRANSFORMER ASSY, 5 <del>φ</del> HZ		X			D-CS-H771-D-1	C	1	H771-D CIRCUIT SCHEMATIC	
			C-AD-7010697-0-0	B	1	POWER CORD ASSY					A-SP-H771- <del>β</del> -1			ENGINEERING SPECIFICATION	
			C-IA-7010972-0-0	C	1	JUMPER									
			C-MD-7413344-0-0		1	BRACKET, FUSE MOUNTING									
			A-DC-7413403-0-0		1	DECAL, H771-A									
			A-DC-7414250-0-0	A	1	DECAL, H771-C									
			A-DC-7414251-0-0	A	1	DECAL, H771-D									
		2	D-AD-7010718-0-0		1	RX <del>φ</del> 1 POWER BOARD ASSY				2	D-AD-7010718-0-0	*	1	RX <del>φ</del> 1 POWER BOARD ASSY	
			D-IA-7010854-0-0	C	1	READ/WRITE BOARD HARNESS		X			D-CS-5411398-0-1	*	1	RX <del>φ</del> 1 POWER BOARD ASSY	
			D-IA-7010853-0-0	B	1	DISK CONTROL BOARD HARNESS		X							

CUSTOMER PRINT SET CODES  
X = PRINT OF DOCUMENT INCLUDED IN PRINT SET  
C = INCLUDES ALL PRINTS INDICATED ON DOCUMENT  
S = CONFIDENTIAL AUTHORIZED SIGNATURE REQUIRED

TITLE  
H771 POWER SUPPLY

SHEET 3 OF 3


SIZE CODE  
B DD

NUMBER  
H771-~~β~~

REV  
D

"THE DRAWING AND SPECIFICATION HEREIN ARE THE PROPERTY OF BENTON GRAPHICS COMPANY AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1975, BENTON GRAPHICS COMPANY"

- NOTES:
1. ALL WIRE TO BE #18 AWG UNLESS OTHERWISE SPECIFIED.
  2. SLOT BETWEEN P1-4 + P1-5 CONTAINS A DUMMY PIN. SLOT BETWEEN P2-4 + P2-5 ALSO CONTAINS A DUMMY PIN.
  3. NO DOUBLE CRIMPS ARE ALLOWED IN MOLEX CONNECTOR(S) TO MOTOR(S).





D  
C  
B  
A

D  
C  
B  
A

REV.	CHANGED BY	DATE	REASON
1	WJ	11-18-75	INITIAL DESIGN
2	WJ	11-18-75	REVISED TO ADD DISK CONTROL BOARD
3	WJ	11-18-75	REVISED TO ADD READ/WRITE BOARD
4	WJ	11-18-75	REVISED TO ADD SPIN MOTOR CONNECTIONS

DRN. <i>D.E. Olson</i>	DATE <i>1/2/76</i>	FIRST USED ON <i>RX01</i>	REV. <i>01-0000</i>
CHK'D <i>W.F. Olson</i>	DATE <i>1/2/76</i>	TITLE <b>H771A POWER CONNECTIONS</b>	
ENG. <i>W.J.</i>	DATE <i>11-18-75</i>	SCALE <i>NONE</i>	
PROD. <i>W.J.</i>	DATE <i>11-18-75</i>	SHEET <i>1 OF 1</i>	
NEXT HIGHER ASSY.	SIZE <i>D</i>	CODE <i>CS</i>	SUBMIT
2-DD-4771-0	SCALE <i>NONE</i>	SIZE <i>D</i>	REV. <i>B</i>
		CODE <i>CS</i>	
		SUBMIT	



- NOTES:**
- 1. SLOT BETWEEN P1-4 AND P1-5 CONTAINS A DUMMY PIN. SLOT BETWEEN P2-4 AND P2-5 ALSO CONTAINS A DUMMY PIN.
  - 2. NO DOUBLE CRIMPS ALLOWED IN MOLEY CONNECTOR(S) TO MOTOR(S).
  - 3. ALL WIRES TO BE #18AWG UNLESS OTHERWISE SPECIFIED.



REV	4
DATE	11/1/71
BY	W.A. HAZEN
CHKD	W.A. HAZEN
APP'D	W.A. HAZEN
ORIGINATOR	W.A. HAZEN
PROJECT	H771-00002 A
REV	1
REV	2
REV	3
REV	4
REV	5
REV	6
REV	7
REV	8
REV	9
REV	10
REV	11
REV	12
REV	13
REV	14
REV	15
REV	16
REV	17
REV	18
REV	19
REV	20

DRN		FIRST USED ON	RX01
CHKD	W.A. HAZEN	TITLE	H771-C POWER CONNECTIONS
ENG		PROJ PNC	
PROD		PROJ	
NEXT HIGHER ASSY		SIZE	B-00 H771-0
SCALE		CODE	D CS H771-C
SHEET	1 OF 1	DIST.	

- NOTES:
1. SLOT BETWEEN PI-4 AND PI-5 CONTAINS A DUMMY PIN, SLOT BETWEEN P2-4 AND P2-5 ALSO CONTAINS A DUMMY PIN.
  2. NO DOUBLE CRIMPS ALLOWED IN MOLEX CONNECTORS TO MOTOR(S).
  3. ALL WIRES TO BE #18AWG UNLESS OTHERWISE SPECIFIED.



REV.	+
ENTY-00001	+
ORIGINATED	A
ENTY-00002	A
BY	W. H. W. H.
DATE	11-17-70
ENTY-00003	B
BY	W. H. W. H.
DATE	11-17-70
ENTY-00004	C
BY	W. H. W. H.
DATE	11-17-70
ENTY-00005	D
BY	W. H. W. H.
DATE	11-17-70



DRN	7-31-70	FILED ON	200000
CHK'D	8-5-70	TITLE	RX01
ENG.	8-12-70	FILE	H771-D POWER CONNECTIONS
PROD.	8-23-70	SCALE	D
NEXT HIGH# ASBY.		SHEET	1 OF 1
B-00-H771-D			



THIS DRAWING AND SPECIFICATIONS SHALL BE THE PROPERTY OF THE COMPANY. IT IS TO BE USED ONLY FOR THE MANUFACTURE OF THE PARTS SPECIFIED THEREON. IT IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM.

WIRE TABLE						
ITEM NO.	AWG	COLOR	FROM		TO	
			CONN	TERM	CONN	TERM
1	18	BLU	P1	POINT 1	PWR BD #11	SOLDER
		BLK	P1	POINT 2	PWR BD #6	
		GRY/RED	P1	POINT 3	PWR BD #9	
		BLK	P1	POINT 4	PWR BD #5	
		RED	P1	POINT 5	PWR BD #12	
2		ORN	P2	POINT 1	PWR BD #4	
		BLK	P2	POINT 2	PWR BD #7	
		GRY/RED	P2	POINT 3	PWR BD #10	
	18	BLK	P2	POINT 4	PWR BD #8	
3	14	RED	P3	ITEM 7	PWR BD #13	13 IN ±.25
4	14	BLK	P5	ITEM 7	PWR BD #2	7 IN ±.25
5	14	ORN	P4	ITEM 7	PWR BD #1	11 IN ±.25
4	14	BLK	P6	ITEM 7	PWR BD #3	SOLDER 9 IN ±.25

- NOTES:
1. STRIP LENGTH FOR ITEMS 3, 4 & 5 ARE TO BE .16 LONG.
  2. THE BLACK WIRES ON P1 & P2 CAN BE INTERCHANGED BETWEEN POINTS 5, 6, 7, & 8 ON THE POWER BOARD.
  3. INK STAMP ASS'Y NO. 7010718 IN FIGURES, 13 HIGH WHERE SHOWN.



QTY	DESCRIPTION	DRN. PART NO.	ITEM NO.
4	CONN. SOLDERLESS	9007928-00	7
1	POWER SUPPLY BOARD, RXØ1	D-C5-541398-0-1	6
4	WIRE, #14 AWG, IPVC, ORANGE	9107370-33	5
4	WIRE, #14 AWG, IPVC, BLACK	9107370-00	4
4	WIRE, #14 AWG, IPVC, RED	9107370-22	3
1	HARNESS, DISK CONTROL BOARD	D-1A-7010853-0-0	2
1	HARNESS, READ/WRITE BOARD	D-1A-7010854-0-0	1

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES	
APPLIC. OF ACCURACY	FRAC. DEC. DIM. DEC. DIM.
SURFACE QUALITY	FINISH
QUANTITY & VARIATION	FINISH

THIRD ANGLE PROJECTION

REMOVE BURRS AND BREAK SHARP CORNERS

DO NOT SCALE DIMS

MATERIAL SEE PARTS LIST

FINISH

DRN. *TOM* 1.2575

CHK'D *...*

ENGR. *...*

PROJ. ENGR. *...*

PROD. *...*

NEXT HIGHER ASSY.

FIRST USED ON H771

TITLE RXØ1 POWER BOARD ASS'Y

MATERIAL E-UA-H771-0-0

SCALE D AD 7010718-0-0

SHEET 1 OF 1

REV. B


REV.	DATE	BY	CHKD.
A	...	...	...
B	...	...	...

D AD 7010718-0-0



"THIS DRAWING AND SPECIFICATIONS, WHEN AS THE PROPERTY OF GENERAL ELECTRIC CORPORATION, SHALL NOT BE REPRODUCED OR COPIED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS UNLESS WRITTEN PERMISSION IS OBTAINED FROM GENERAL ELECTRIC CORPORATION."

SEE NOTE 2



REVISIONS		
CHK	CHANGE NO.	REV.

CS 5411398-0-1 C

