

IDENTIFICATION

PRODUCT CODE: MAINDEC-8E-DLAB-D
PRODUCT NAME: MM8E 4K MEMORY CHECKERBOARD
DATE CREATED: JUNE 7, 1971
MAINTAINER: DIAGNOSTIC GROUP
AUTHOR: VERNON FREY

COPYRIGHT © 1971

DIGITAL EQUIPMENT CORPORATION

1. ABSTRACT

This program is designed to detect core failures on half-selected lines under worst case noise conditions. It's use is intended for the PDP-8E with a basic 4K memory system.

2. REQUIREMENTS

Equipment

A PDP-8E computer with 4K of memory.

Storage

Initially the program is in core locations 2000-777 and in core locations 7000-7577.

3. LOADING PROCEDURE

Load the program with the binary loader (BIN).

4. OPERATING PROCEDURE

There are two entries to the program. These entries allow the user to start by testing upper core (1000-7777), or start by testing lower core (0000-6777). To start the program:

- A. Load Address with desired entry address.

LOAD ADDRESS **0200** Test upper core (1000-7777).

LOAD ADDRESS **7000** Test lower core (0000-6777)

- B. Set switch register to desired operation according to the following table.

SWITCH	Ø (down)	1 (up)
SRØØ	Continue testing	Halt after test
SRØ7	Relocate program	Inhibit relocation

- C. Press key start.

NOTE 1: RIM and BIN are saved during this test and will not be lost if the program is halted using SRØØ.

NOTE 2: This program will alternate testing upper and lower core unless SRØ7 is set. During program relocation a comparison check is made to insure no program loss.

5. ERRORS

The contents of a given memory test location should always be 0000 or 7777, therefore anything other than 0000 or 7777 will result in a test error halt. A relocation error halt will occur if the relocation comparison check fails.

Test Error Halts

A test error halt is indicated by halt address 07XX or 75XX.

If the link is set, the error occurred on complemented data.

1st halt - The AC displays the contents of the location in error.

Record the C(AC) and press key continue.

2nd halt - The AC displays the address of the location in error.

Record the C(AC) and press key continue to resume testing with the next sequential memory address.

Relocation Error Halts

A relocation error halt is indicated by halt address 03XX or 71XX.

1st halt - The AC displays the contents of the location transferring from. Record the C(AC) and press key continue.

2nd halt - The AC displays the address of the location transferring from. Record the C(AC) and press key continue.

3rd halt - The AC displays the contents of the location transferring to. Record the C(AC) and press key continue.

4th halt - The AC displays the address of the location transferring to. Record the C(AC) and C(MA). Manually correct bad core location if possible. Load Address = C(MA) and press key continue to continue relocation.

6. RESTRICTIONS

Starting Restrictions

The program may be restarted at $\$200$ if the program is in lower core, or at 7000 if the program is in upper core. It can easily be determined where the program is by manually looking at a few core locations.

Operating Restrictions

None

7. EXECUTION TIME

The time to write and test the worst case pattern and its complement in upper and lower core is approximately 1 second.

During program execution a 5 will be typed on the TTY every 5 minutes of program run time. This allows the operator to determine approximate run time before a failure occurred.

8. SCOPE LOOPS

Two special scope loops have been provided in this program.

Before entering a scope loop run the checkerboard program with the halt switch up. This will write worst case pattern thru core.

Scope Loop 1

This scope loop reads the address in the switches 6 times before complementing.

- A. LOAD ADDRESS 0536 if program is in lower core
7336 if program is in upper core.
- B. Set switches = address to be looped on.
- C. Press key start.

Scope Loop 2

This scope loop executed a simple read, complement, write.

- A. LOAD ADDRESS 0561 if program is in lower core
7361 if program is in upper core.
- B. Set switches = address to be looped on.
- C. Press key start.

NOTE: The address being looped on can be changed simply by changing the switch settings. The previous address will be left with its original content.

9. PROGRAM DESCRIPTION

General

A given core is selected when the combined currents of the X- and Y- selection lines produce a magneto motive force which exceeds the threshold for reversing the flux direction of the core. This occurs at the intersection of the activated selection lines. All other cores which are threaded onto the activated lines will be slightly disturbed. Under marginal current conditions, such half-selected cores might also reverse polarity when their states are properly established by the pattern which the Checkerboard Test writes into memory.

When a selected core is in the 1 state, the read current will cause it to reverse polarity and become 0. When the core is in the 0 state, the write current will cause it to become 1. Thus, the possibility of a reading error is greatest when all half-selected cores are in the 1 state; a writing error is most probable when all the half-selected cores are in the 0 state.

If a half-selected core changes polarity, the error will be detected when the memory location containing that core is tested by the program. For a reading error, the contents of that core will appear as a 0 in a field of 1's, and vice versa for a writing error.

The Checkerboard Test pattern consists of alternating 4 memory cells containing 0000 and 4 memory cells containing 7777. This pattern is reversed every 400 octal locations. (This test pattern is generated according to the stringing of the stack and the wiring of the memory system. It is the same pattern for all 8E stacks).

	0000	1111	0000	1111
	0000	1111	0000	1111
	0000	1111	0000	1111
	0000	1111	0000	1111
	1111	0000	1111	0000
x-axis	1111	0000	1111	0000
(MA ₀₋₅)	1111	0000	1111	0000
	1111	0000	1111	0000
	0000	1111	0000	1111
	0000	1111	0000	1111
	0000	1111	0000	1111
	0000	1111	0000	1111

The above array is interpreted as follows:

- A. Positions on the y-axis represent consecutive octal locations in memory from 00 thru 77.
 - B. Positions on the x-axis represent consecutive octal locations in memory from 00 hundred thru 77 hundred.

Program Relocation

Program relocation is governed by the status of switch register bit 7.

With this switch down (0 position) program relocation occurs each time the test pattern and it's complement have been completely tested. During the relocation a comparison check is made to insure no program loss.

Test Procedure

The worst case pattern is written, then each location is treated as follows:

- a. Read, Complement, Write the location.
- B. Read and test the location.
- C. Read, Complement, Write the location.
- D. Read and test the location.
- E. Go on to next location repeating A-D.

After the pattern is completely tested, the complement pattern is written and tested.

For further understanding of how the test is performed, refer to the listing.

/CHECKERBOARD 'WORST CASE NOISE' FOR MM8-E 4K MEMORY (VER)

/COPYRIGHT 1971, DIGITAL EQUIPMENT CORPORATION, MAYNARD, MASS.
/PROGRAMMER, VERNON FREY

/SW0=1 HALT PROGRAM SAVING BIN
/SW7=1 INHIBIT PROGRAM RELOCATION

/PROGRAM STARTING ADDRESS
/0200 TEST UPPER CORE
/7000 TEST LOWER CORE

	0000	0001	0002	0003	0200	0201	0202	0203	0204	0205	0206	0207	0210	0211	0212	0213	
JMP	0	1	2	3													

 0000 0000
 0001 5001
 0002 0002
 0003 0003

 0200 *2000
 0201 7000 NOP
 0202 7600 K7600, 7600
 0203 1205 LCNT1, TAD
 0204 3205 LCNT2, DCA
 0205 4262 LCNT3, JMS
 0206 5364 LINAD1, JMP
 0207 5336 LSW0, 4000
 0210 0020 LSW7, 0020
 0211 0200 K0200, 0200
 0212 7000 K7000, 7000
 0213 7200 K7200, 7200

 *2000 /WILL = JMP LGOP2 FOR RESTART
 7000 /CLA USED AS CONSTANT 7600
 1205 *3 /WILL = TRANSFER CONTROL COUNTER
 3205 0200 /WILL = TRANSFER TO CONTROL
 4262 0200 /WILL = TRANSFER FROM CONTROL
 5364 0200 /WILL = INDIRECT ADDRESS
 5336 0200 /THIS INST MUST BE IN LOC 206
 LW0, 4000 /SR BIT 0
 LSW7, 0020 /SR BIT 7

/CHECK HALT PROGRAM SWITCH
LSR00, LAS
AND LSW0
SNA CLA
JMP LSR07
JMS LHIL0
LRESBN
HLT
0214 7604
0215 0207
0216 7650
0217 9223
0220 4232
0221 4272
0222 7402

 /LSR07, LAS
 AND LSW7
 SNA CLA
 JMP LGOP2
 /LRESBN
 HLT

/CHECK INHIBIT RELOCATION SWITCH
LSR07, LAS
AND LSW7
SNA CLA
JMP LGOP2
/INHIBIT RELOCATION
0223 7604
0224 0210
0225 7640
0226 5364

0227	4232	JMS	LH10	/PROG IN LO - MOVE UP
0230	5240	JMP	LRELOU	/PROG IN HI - MOVE DOWN
0231	5251	JMP	LRELOD	

' CHECK FOR PROGRAM IN UPPER OR LOWER MEMORY

0232	0000	LH10,	0	/RELOCATE PROGRAM TO UPPER MEMORY
0233	1232	TAD	-1	
0234	7004	RAL		
0235	7630	SEL CLA		
0236	2232	1SE		
0237	5632	JMP 1	LH10	

' RELOCATE PROGRAM TO LOWER MEMORY

0240	4272	LRELOU, JMS	LRESBN	/RESTORE BIN INTO PAGE 34
0241	1213	TAD	K7200	/-600
0242	3202	DCA	LCNT1	/CONTROLS 600 TRANSFERS
0243	1211	TAD	K0200	
0244	3204	DCA	LCNT3	
0245	1212	TAD	K7000	/PAGE 1 CA
0246	3203	DCA	LCNT2	
0247	4302	JMS	LRELO	/PAGE 28 CA
0248	5612	JMP 1	K7000	/RELOCATE PROGRAM

' RELOCATE PROGRAM TO LOWER MEMORY

0251	4262	LRELOD, JMS	LSAVBN	/SAVE BIN INTO PAGE 0
0252	1213	TAD	K7200	/-600
0253	3202	DCA	LCNT1	/CONTROLS 600 TRANSFERS
0254	1211	TAD	K0200	
0255	3203	DCA	LCNT2	
0256	1212	TAD	K7000	/PAGE 1 CA
0257	3204	DCA	LCNT3	
0258	4302	JMS	LRELO	/PAGE 28 CA
0261	5611	JMP 1	K0200	/RELOCATE PROGRAM

' SAVE BIN AND RIM INTO PAGE 0

0262	0000	LSAVBN, 0	K7600	/RELOCATE BIN INTO PAGE 0
0263	1201	TAD	LCNT1	/-200
0264	3202	DCA	LCNT2	/CONTROLS 200 TRANSFERS
0265	3203	DCA	LCNT3	
0266	1201	TAD	K7600	/PAGE 0 CA
0267	3204	DCA	LCNT3	
0270	4302	JMS	LRELO	/PAGE 31 CA
0271	5662	JMP 1	LSAVBN	/RELOCATE BIN INTO PAGE 0

' RESTORE BIN AND RIM INTO PAGE 31

/CHECKERBOARD 'WORST CASE NOISE' FOR MM8-E 4K MEMORY (VER

PAL10

V141

21:32 PAGE 1-2

0272 00000 LRESBN, 0 TAD K7600
0273 1201 TAD /~200
0274 3202 DCA /CONTROLS 200 TRANSFERS
0275 3204 DCA /PAGE 0 CA
0276 1201 TAD
0277 3203 DCA /PAGE 31 CA
0300 4302 JMS /RELOCATE BIN INTO PAGE 31
0301 5672 JMP 1 LRESBN

/RELOCATE SUBROUTINE

0302 00000 LRELO, 0 TAD I LCNT3
0303 0604 DCA /TRANSFER FROM
0304 3603 DCA /TRANSFER TO
0305 1604 TAD I LCNT3
0306 7041 CIA /CHECK TRANSFER
0307 1603 TAD I LCNT2
0310 7640 SZA CLA /TRANSFER FAILED
0311 4320 JMS /INCREMENT FROM ADDRESS
0312 2204 ISE2 LCNT3
0313 2203 ISE2 LCNT2
0314 7000 NOP /INCREMENT TO ADDRESS
0315 2202 ISE2 LCNT1
0316 5303 JMP 1 LRELO+1 /INCREMENT TRANSFER CONTROL
0317 5702 JMP 1 LRELO /TRANSFER COMPLETE

/RELOCATION FAILURE HALT ROUTINE

0320 00000 LXFERF, B TAD I LCNT3
0321 1604 HLT /1ST HALT - FROM DATA
0322 7402 CLA
0323 7200 TAD LCNT3
0324 4204 HLT /2ND HALT - FROM ADDRESS
0325 7402 CLA
0326 7200 TAD I LCNT2
0327 1603 HLT /3RD HALT - TO DATA
0330 7402 CLA
0331 7200 TAD LCNT2
0332 1203 HLT /4TH HALT - TO ADDRESS
0333 7402 CLA CLL
0334 7300 JMP 1 LXFERF

/TYPEOUT A '5' EVERY 5 MINUTES OF RUN TIME

0336 2357 LCNT LSR00
0337 9214 JMP LM750
0340 1360 TAD LCNT
0341 3357 DCA K215
0342 1361 TAD LTRANS
0343 4351 JMS

/NOT 5 MINUTES YET
/RESTORE COUNTER
/CR

/CHECKERBOARD 'WORST CASE NOISE' FOR MM8-E 4K MEMORY (VER :)

2-Jun-71

PAGE 1-3

```

0344 1362 TAD K212
0345 4351 JMS LTRANS /LF
0346 1363 TAD K265
0347 4351 JMS LTRANS
0350 5214 JMP LSR00 /5

0351 0000 LTRANS, 0 /TRANSMIT CODE
0352 6046 TLS
0353 6041 TSF
0354 5353 JMP .-1 /WAIT FOR FLAG
0355 7300 CLA CLL
0356 5751 JMP I LTRANS /COUNT 5 MINUTES

0357 6400 LCNT, -1400
0360 6400 LH750, -1400
0361 0215 K215, /CR
0362 0212 K212, /LF
0363 0265 K265, /5

/ GO TO PAGE 2 OR PAGE 29
LGP02, JMS .+1 /0XXX OR 7XXX
CLC CLL
TAD .-2
TAD K0200
AND K7600
DCA LINAD1
JMP I LINAD1 /#4000 OR 7200

0400 *400 /WRITE PATTERN
JMP LWR /WRITE PATTERN
JMP LWRC /WRITE COMPLEMENT
-4
LM4,
LM40, -40
KLENDM, LENDM
KLAIAA, HAAA
LEND1, 0
LMADD, 0
LCNT4, 0
LCNT5, 0
KK0200, 0200
K1000, 1000
KK7600, 7600
LINAD2, 0 /INDIRECT ADDRESSING

/ WRITE PATTERN INTO MEMORY
LWR, JMS LWCON /CORRECT WRITE CONSTANTS
JMS LWRMEM /WRITE PATTERN
TAD LWRMEM /0XXX OR 7XXX
TAD KK0200
AND KK7600

```

```

/ WRITE COMPLEMENT PATTERN INTO MEMORY
    LWRC, JMS      LWCON          /CORRECT WRITE CONSTANTS
    JMS      LWRMC         /WRITE COMPLEMENT PATTERN
    TAD      LWRMEM        /0XXX OR 7XXX
    TAD      KK0200
    AND     KK7600
    IAC      DCA           LINAD2
    DCA      JMP 1          LINAD2
    /0601 OR 7401

/ UPDATE WRITE CONSTANTS
    LWCON, 0          TAD      , -1          /0XXX OR 7XXX
    RAL      S2L          CLA      LWCON1        /PROG IN UPPER MEM
    S2L      JMP 1          TAD      K1000        /PROG IN LOWER MEM
    CLA      DCA           LMADD       /START WRITE ADDRESS
    LWCON1   TAD      KLENDM      /END MEM ROUTINE
    LMADD   DCA           LEND1
    KLENDM DCA           JMP 1          LWCON
    LEND1  JMP 1

/ END MEM ROUTINE
    LWCON1, TAD      KLAIA        /END MEM ROUTINE
    DCA      LEND1        /START WRITE ADDRESS
    DCA      LMADD
    JMP 1          LWCON

/ WRITE PATTERN OR WRITE PATTERN COMPLEMENT
    LWRMEM, 0          TAD      LW1010        /WRITE PATTERN
    LWRMC, 0          TAD      , -1          /STORE RETURN ADDRESS
    DCA      LWRMEM        /WRITE COMPLEMENT
    JMP 1          LW0101

/ ~40
    LW1010, TAD      LM40          /END OF MEMORY?
    DCA      LCNT4         /WRITE 2 PAGES
    JMS      LWONE         /WRITE 4 WORDS OF ONES
    JMS      LWZERO        /WRITE 4 WORDS OF ZEROS
    JMS      LCNT4
    ISE      LW1010+2
    JMP 1          LEND1
    JMS 1
    LW40          TAD      /~40
    LCNT4         /WRITE 2 PAGES
    LW0101, DCA      JMS      LWZERO        /WRITE 4 WORDS OF ZEROS
    LWONE         /WRITE 4 WORDS OF ONES
    JMS      LCNT4
    ISE      LW40
    JMS 1
    LW40          TAD      /~40
    LCNT4         /WRITE 2 PAGES
    LWONE         /WRITE 4 WORDS OF ONES
    JMS      LWZERO        /WRITE 4 WORDS OF ZEROS
    LWONE         /WRITE 4 WORDS OF ONES

```

```

0474 2210 ISZ LCNT4
0475 5272 JMP LW0101+2
0476 4606 JMS I LEND1
0477 5261 JMP LW1010 /END OF MEMORY?

0500 0000 LWZERO, 0 TAD LM4 /=4
0501 1202 DCA LCNTS /WRITE 4 ZEROS
0502 3211 DCA 1 LMADD
0503 3607 ISZ LMADD /INCREMENT MEMORY ADDRESS
0504 2207 NOP
0505 7000 ISZ LCNTS
0506 2211 ISZ LWZERO+3
0507 5303 JMP I LWZERO
0510 9700

0511 0000 LWONE, 0 TAD LM4 /=4
0512 1202 DCA LCNTS /WRITE 4 ONES
0513 3211 STA LMADD
0514 7240 DCA 1 LMADD /INCREMENT MEMORY ADDRESS
0515 3607 ISZ LMADD
0516 2207 NOR
0517 7000 ISZ LWONE+3
0518 2207 ISZ LWONE
0519 2211 JMP I LWONE
0520 5314 JMP I LWONE
0522 5711

/CHECK FOR END OF MEMORY
0523 0000 LENDM, 0 TAD LMADD
0524 1207 SZA CLA
0525 7640 JMP I LENDM
0526 5723 LWRMEM
0527 5653 JMP I LWRMEM
0528 0000 LAAA, 0
0529 0000 TAD LMADD
0530 0207 TAD K1000
0531 1213 SZA CLA
0532 1213 JMP I LAAA
0533 7640 LWRMEM
0534 5730 JMP I LWRMEM
0535 5653

/TWO SPECIAL SCOPE LOOPS
0536 7604 LSCOPI, LAS
0537 3372 DCA /TEST ADDRESS
0540 4772 TAD
0541 0772 AND
0542 0772 AND
0543 0772 AND
0544 0772 AND
0545 0772 AND
0546 7040 CMA
0547 3772 DCA 1
0550 1772 TAD 1

```

/CHECKBOARD 'WORST CASE NOISE' FOR MM8-E 4K MEMORY (VER

PAL10 V141 2-JUN-71

21:32 PAGE 1-6

```

0551 0772 AND I LSWADD
0552 0772 AND I LSWADD
0553 0772 AND I LSWADD
0554 0772 AND I LSWADD
0555 0772 AND I LSWADD
0556 7040 CMA
0557 3772 DCA I LSWADD
0560 5336 JMP LSCOP1

```

```

0561 7604 LSCOP2, LAS /TEST ADDRESS
0562 3372 DCA LSWADD
0563 1772 TAD I LSWADD
0564 7040 CMA
0565 3772 DCA I LSWADD
0566 1772 TAD I LSWADD
0567 7040 CMA
0570 3772 DCA I LSWADD
0571 9361 JMP LSCOP2

```

0572 0000 LSWADD, 0

```

0600 0600 *6000 LTST
0601 9214 JMP LTSTC
0602 9224 JMP -4
0603 7774 LM04,
0604 7700 LM100, -100
0605 7570 KLENDT, LENDT
0606 0000 KLBBBB, HBBB
0607 0000 LEND2, 0
0608 0000 LTSTAD, 0
0609 0000 LCNT6, 0
0610 0000 LCNT7, 0
0611 0000 KK1000, 0
0612 1000 KK1000, 1000
0613 7600 KC7600, 7600

```

/READ AND TEST PATTERN CONTROL

```

0614 4234 LTST, JMS LRCN
0615 4252 JMS LRMEM
0616 4252 TAD KC7600
0617 1213 TAD KC7600
0620 0213 AND
0621 7001 IAC
0622 9202 DCA LTSTAD
0623 9607 JMP I LTSTAD

```

/READ AND TEST COMPLEMENT PATTERN CONTROL

```

0624 4234 LTSTC, JMS LRCN
0625 4254 JMS LRMEM
0626 1254 TAD 7006
0627 7006 S2L CLA
0630 7630

```

CORRECT READ CONSTANTS
/READ AND TEST PATTERN
/0XXX OR 7XXX
/-200
/TEST 2 PAGES
/TEST 4 ADDRESSES

CORRECT READ CONSTANTS
/READ AND TEST PATTERN

CORRECT READ CONSTANTS
/READ AND TEST PATTERN
/0XXX OR 7XXX
/RTL = AND ADDRESS OF TAG HPASS

/CHECKERBOARD 'WORST CASE NOISE' FOR MM8-E 4K MEMORY (VER) PAL10 V141

```
JMP 1      .-2
JMP 1      .+1
0206
```

```
/PROG IN UPPER MEM
/PROG IN LOWER MEM
/ADDRESS OF TAG LPASS
```

```
/UPDATE READ CONSTANTS
```

```
0634 00000 LRC0N, 0 TAD .-1
0635 1234 TAD .-1
0636 7004 RAL .-1
0637 7630 S2L CLA LRCON1
0640 5246 JMP TAD KK1000
0641 1212 DCA LTSTAD
0642 3207 TAD KLENDT
0643 1204 DCA LEND2
0644 3206 JMP 1 LRCON
0645 5634
```

```
0646 1205 LRCON1, TAD KLBB
0647 3206 DCA LEND2
0650 3207 DCA LTSTAD
0651 5634 JMP 1 LRCON
```

```
/READ AND TEST PATTERN OR PATTERN COMPLEMENT
```

```
0652 00000 LRMEM, 0 LR1010
0653 52000 LRMEMC, 0 LR1010
0654 00000 LR1010
0655 1234 TAD .-1
0656 3202 DCA LRMEM
0657 5311 JMP LR0101
```

```
0660 1203 LR1010, TAD LM100
0661 5210 DCA LCNT6
0662 1202 LONE, TAD LM04
0663 3211 DCA LCNT7
0664 1607 LONE1, TAD ! LTSTAD
0665 7160 CMA STL
0666 3607 DCA ! LTSTAD
0667 1607 TAD ! LTSTAD
0668 7640 SEA CLA
0669 4352 JMS LHALTC
0670 7640 TAD ! LTSTAD
0671 3607 CMA ! LTSTAD
0672 1607 TAD ! LTSTAD
0673 7040 SEA CLA
0674 3607 DCA ! LTSTAD
0675 1607 TAD ! LTSTAD
0676 7101 IAC CLL
0677 7640 SZA CLA
0678 4342 JMS LHALT
0679 2207 ISZ LTSTAD
0680 7000 NOP
0681 2211 ISZ LCNT7
0682 5264 JMP LONE+2
0683 2210 ISZ LCNT6
```

```
/TEST ONE COMPLEMENTED
/THIS LOC FAILED READ AND TEST
```

```
/TEST ONE
/THIS LOC FAILED READ AND TEST
```

/CHECKPOINTBOARD 'WORST CASE NOISE' FOR MM8-E 4K MEMORY (VER

```

0706 5313      JMP    LZERO
0707 4606      JMS   1     LEND2
0710 5260      JMP   LR0100
                                /END OF MEMORY?
                                /NO

0711 1223      LR0101, TAD
0712 3210      DCA   LCNT6
0713 1202      LZERO, TAD  LM04
0714 3211      DCA   LCNT7
0715 1607      LZERO1, TAD  LTSTAD
0716 7049      CMA
0717 3607      DCA   LTSTAD
0720 1607      TAD   LTSTAD
0721 7121      IAC   STL
0722 7640      SZA   CLA
                                /TEST ZERO COMPLEMENTED
                                /THIS LOC FAILED READ AND TEST

0723 4352      JMS   LHALT
0724 1607      TAD   LTSTAD
0725 7140      CMA   CLL
0726 3607      DCA   LTSTAD
0727 1607      TAD   LTSTAD
0728 7640      SZA   CLA
                                /TEST ZERO
                                /THIS LOC FAILED READ AND TEST

0730 4342      JMS   LHALT
0731 4342      ISZ   LTSTAD
0732 2207      NOP
0733 7000      NOP
0734 2211      ISZ   LCNT7
0735 5315      JMP   LZERO+2
0736 2210      ISZ   LCNT6
0737 8262      JMP   LONE
0740 4606      JMS   1     LEND2
0741 5311      JMP   LR0101
                                /END OF MEMORY?
                                /NO

```

/ERROR HALT ROUTINE FOR DATA FAILURE

```

0742 0000      LHALT, 0
0743 1607      TAD   LTSTAD
0744 7402      HLT
                                /1ST HALT = BAD DATA
                                CLA
                                TAD
                                HLT
                                CLA
                                JMP   1     LHALT

```

/ERROR HALT ROUTINE FOR COMPLEMENT DATA FAILURE

```

0752 0000      LHALT, 0
0753 1607      TAD   LTSTAD
0754 7040      CMA
0755 7402      HLT
                                /1ST HALT = BAD DATA
                                CLA
                                TAD
                                HLT
                                CLA
                                CLL
                                JMP   1     LHALT

```

/END OF MEMORY ROUTINE

```

0763 0000 LENDT, 0 TAD LTSTAD
0764 1207 LENDT, 0 SZA CLA /MORE MEMORY TO TEST
0765 7640 SZA CLA /END OF TEST
0766 5/63 JMP I LENDT
0767 5652 LBBB, JMP I LRMEM
0770 0000 LBBB, 0 LTSTAD
0771 1207 TAD KK1000
0772 1212 TAD /MORE MEMORY TO TEST
0773 7640 SZA CLA /END OF TEST
0774 5770 JMP I LBBB
0775 5652 JMP I LRMEM

```

```

7000 7000 *7000 NOP
7001 7600 C7600, 7600 /WILL = JMP HGOP2 FOR RESTART
7002 1205 HCNT1, TAD *+3 /CLA USED AS CONSTANT 7600
7003 3200 HCNT2, OCA 7000 /WILL = TRANSFER CONTROL COUNTER
7004 7000 HCNT3, NOP /WILL = TRANSFER TO CONTROL
7005 5364 HINADI1, JMP HGOP2 /WILL = TRANSFER FROM CONTROL
7006 5336 HPASS /WILL = INDIRECT ADDRESS
7007 4000 JMP /THIS INST MUST BE IN LOC 7006
7010 0020 HSW0, 4000 /SR BIT 0
7011 0200 HSW7, 0020 /SR BIT 1
7012 7000 C0200, 0200
7013 7200 C7000, 7000
7014 7604 C7200, 7200

```

/CHECK HALT PROGRAM SWITCH

```

7014 7604 HSR00, LAS
7015 0207 AND HSW0
7016 7650 SNA CLA /HALT SW IS OFF
7017 5223 JMP HSR07
7020 4232 JMS HHILO
7021 4272 JMS HRESBN /PROG IN LO - RESTORE BIN
7022 7402 HLT /PROG IN HI

```

/CHECK INHIBIT RELOCATION SWITCH

```

7023 7604 HSR07, LAS
7024 0210 AND HSW7
7025 7640 SZA CLA /INHIBIT RELOCATION
7026 5364 JMP HGOP2
7027 4232 JMS HHILO
7030 5240 JMP HREL0U /PROG IN LO - MOVE UP
7031 5251 JMP HREL0D /PROG IN HI - MOVE DOWN

```

/CHECK FOR PROGRAM IN UPPER OR LOWER MEMORY

```

7032 0000 WHILO, 0 TAD .-4
7033 1232 . /0XXX OR 7XXX

```

/CHECK BOARD 'WORST CASE NOISE' FOR MM8-E 4K MEMORY (VER

7034 7004 RAL
7035 7630 SEL CLA
7036 2232 ISE HHILO
7037 5632 JMP I HHILO

PAL10 V141 2-JUN-71

/SKIP IF PROG IN LO
/PROG IN HI

21:32 PAGE 1-1

/RELOCATE PROGRAM TO UPPER MEMORY

/HRELOU, JMS HRESBN
7040 4272 TAD C7200 /RESTORE BIN INTO PAGE 31
7041 1213 DCA HCNT1 /~-600
7042 3202 TAD C0200 /CONTROLS 600 TRANSFERS
7043 1211 DCA HCNT3
7044 3204 TAD C7000 /PAGE 1 CA
7045 1212 DCA HCNT2
7046 3203 JMS HRELO /PAGE 28 CA
7047 4302 JMP I C7000 /RELOCATE PROGRAM
7050 5612 /JMP TO PROG IN UPPER MEM

/RELOCATE PROGRAM TO LOWER MEMORY

/HRELOD, JMS HSAVBN
7051 4262 TAD C7200 /SAVE BIN INTO PAGE 0
7052 1213 DCA HCNT1 /~-600
7053 3202 TAD C0200 /CONTROLS 600 TRANSFERS
7054 1211 DCA HCNT2
7055 3203 TAD C7000 /PAGE 1 CA
7056 1212 DCA HCNT3
7057 3204 JMS HRELO /PAGE 28 CA
7060 4302 JMP I C0200 /RELOCATE PROGRAM
7061 5611 /JMP TO PROG IN LOWER MEM

/SAVE BIN AND RIM INTO PAGE 0

/HSAVBN, 0 C7600
7062 0000 TAD C7600 /~-200
7063 1201 DCA HCNT1 /CONTROLS 200 TRANSFERS
7064 3202 DCA HCNT2
7065 3203 TAD C7600 /PAGE 0 CA
7066 1201 DCA HCNT3
7067 3204 JMS HRELO /PAGE 31 CA
7070 4302 JMP I HSAVBN /RELOCATE BIN INTO PAGE 0

/RESTORE BIN AND RIM INTO PAGE 31

/HRESBN, 0 C7600
7072 0000 TAD C7600 /~-200
7073 1201 DCA HCNT1 /CONTROLS 200 TRANSFERS
7074 3202 DCA HCNT2
7075 3204 TAD C7600 /PAGE 0 CA
7076 1201 DCA HCNT3
7077 3203 JMS HRELO /PAGE 31 CA
7100 4302 JMP I HRESBN /RELOCATE BIN INTO PAGE 31
7101 5672

```
/RELOCATE SUBROUTINE
```

```

    0000      HRELO, 0
    7102      TAD I HCNT3      /TRANSFER FROM
    7103      1604      OCA I HCNT2      /TRANSFER TO
    7104      3603      TAD I HCNT3      /CHECK TRANSFER
    7105      1604      CIA
    7106      7041      TAD I HCNT2
    7107      1603      TAD I HCNT2
    7108      7640      SZA CLA      /TRANSFER FAILED
    7109      4320      JMS HXFERF
    7110      2204      ISE HCNTS
    7111      4320      ISE HCNT2      /INCREMENT FROM ADDRESS
    7112      2204      ISE HCNT2      /INCREMENT TO ADDRESS
    7113      2203      NOR
    7114      7000      HCNT1
    7115      2202      JMP HRELO+1      /INCREMENT TRANSFER CONTROL
    7116      5303      JMP I HRELO
    7117      5702      /TRANSFER COMPLETE

```

```
/RELOCATION FAILURE HALT ROUTINE
```

```

    0000      HXFERF, 0
    7121      1604      TAD I HCNT3      /1ST HALT - FROM DATA
    7122      7402      HLT
    7123      7200      CLA
    7124      1204      TAD HCNTS
    7125      7402      HLT
    7126      7200      CLA
    7127      1603      TAD I HCNT2      /2ND HALT - FROM ADDRESS
    7128      7402      HLT
    7129      7402      CLA
    7130      7402      TAD I HCNT2      /3RD HALT - TO DATA
    7131      7200      HLT
    7132      1203      CLA
    7133      7402      TAD HCNT2      /4TH HALT - TO ADDRESS
    7134      7300      HLT
    7135      9720      CLA CLL
    7136      2357      JMP I HXFERF      /RESTORE COUNTER

```

```
/TYPEOUT A 'S' EVERY 5 MINUTES OF RUN TIME
```

```

    2357      HPASS, ISE HCNT
    7137      5214      JMP HSR00
    7140      1360      TAD HN750
    7141      3357      DCA HCNT
    7142      1361      TAD C215
    7143      4351      JMS HTRANS
    7144      1362      TAD C212
    7145      4351      JMS HTRANS
    7146      1363      TAD C265
    7147      4351      JMS HTRANS
    7150      5214      JMP HSR00
    7151      0000      HTRANS, 0      /TRANSMIT CODE
    7152      6046      TLS

```

7153 6041 TSF
 7154 5353 JMP .+1 /WAIT FOR FLAG
 7155 7302 CLA CLL
 7156 5751 JMP I HTRANS
 7157 6402 HCNT, -1400 /COUNT 5 MINUTES
 7160 6400 HM750, -1400
 7161 0215 C215, 215 /CR
 7162 0212 C212, 212 /LF
 7163 0265 C265, 265 /5

/GO TO PAGE 2 OR PAGE 29

7164 4365 HCOP2, JMS .+1 /0XXX OR 7XXX
 7165 0000 B
 7166 7300 CLA CLL
 7167 1365 TAD .-2 /0200
 7170 1211 TAD .-2 AND C7600
 7171 0201 DCA HINADI /0400 OR 7200
 7172 3205 JMP I HINADI
 7173 5605

7200 5216 *7200 HWR HWRC /WRITE PATTERN
 7201 5225 JMP HWRC /WRITE COMPLEMENT
 7202 7774 HM4, -4 /0 END MEM ROUTINE
 7203 7740 CHENDM, LENDM /HI END MEM ROUTINE
 7204 0523 CHAA, HAAA /END MEM ROUTINE
 7205 7339 HEND1, 0 /START WRITE ADDRESS
 7206 0000 HNADD, 0 /WRITE 2 PAGES
 7207 0000 HCNT4, 0 /WRITE 4 ADDRESSES
 7210 0000 HCNT5, 0
 7211 0000 CC0200, 0200 /INDIRECT ADDRESSING
 7212 0200 C1000, 1000
 7213 1000 CC7600, 7600
 7214 7600 HINAD2, 0
 7215 0000

7216 4235 HWR, JMS HWCON /CORRECT WRITE CONSTANTS
 7217 4253 JMS HWRCM /WRITE PATTERN
 7220 1253 TAD HWREM /0XXX OR 7XXX
 7221 1212 TAD CC0200
 7222 0214 AND CC7600
 7223 3215 DCA HINAD2 /0600 OR 7400
 7224 5645 JMP I HINAD2

/WRITE PATTERN INTO MEMORY
 /WRITE COMPLEMENT PATTERN INTO MEMORY
 7225 4235 HWR, JMS HWCON /CORRECT WRITE CONSTANTS
 7226 4255 JMS HWRCM /WRITE COMPLEMENT PATTERN

```

7227 $253 TAD HWRMEM /0XXXX OR 7XXX
7230 $1242 TAD CC0200
7231 $0214 AND CC7600
7232 $7001 IAC
7233 $3215 DCA HINAD2
7234 $5615 JMP I HINAD2 /0601 OR 7401

```

//UPDATE WRITE CONSTANTS

```

7235 $0000 HWCN0, 0 TAD .-1 /0XXXX OR 7XXX
7236 $1235 TAD RAL
7237 $7004 SZL CLA
7240 $7630 HWCON1 /PROG IN UPPER MEM
7241 $9247 TAD C1000 /PROG IN LOWER MEM
7242 $1213 DCA /START WRITE ADDRESS
7243 $3207 HMAADD
7244 $1204 TAD CHENDM
7245 $3206 DCA HEND1
7246 $5635 JMP I HWCON /END MEM ROUTINE

7247 $1205 HWCON1, TAD CHAAA
7250 $3206 DCA HEND1 /END MEM ROUTINE
7251 $3207 DCA /START WRITE ADDRESS
7252 $B635 JMP I HWCON

```

//WRITE PATTERN OR WRITE PATTERN COMPLEMENT

```

7253 $0000 HWRMEM, 0 HW1010 /WRITE PATTERN
7254 $2611 JMP HW1010
7255 $0000 HWRMC, 0 HW0101 /STORE RETURN ADDRESS
7256 $1255 TAD HWRMEM /WRITE COMPLEMENT
7257 $3253 DCA HW0101 /-40
7258 $3270 JMP I HW40 /WRITE 2 PAGES
7261 $1203 HW1010, TAD HCNT4 /WRITE 4 WORDS OF ONES
7262 $5210 DCA HWONE /WRITE 4 WORDS OF ONES
7263 $4311 JMS HWZERO /WRITE 4 WORDS OF ONES
7264 $4300 JMS HWZERO /WRITE 4 WORDS OF ONES
7265 $2210 ISE HCNT4 /-40
7266 $9263 JMS HW1010+2 /END OF MEMORY?
7267 $4606 HW0101, TAD HEND1 /-40
7270 $1203 HCNT4 /WRITE 2 PAGES
7271 $3213 DCA HWZERO /WRITE 4 WORDS OF ONES
7272 $4300 JMS HWONE /WRITE 4 WORDS OF ONES
7273 $4311 JMS HCNT4 /-40
7274 $2210 ISE HW0101+2 /END OF MEMORY?
7275 $9272 JMS HEND1 /-40
7276 $4606 JMP I HW1010
7277 $5261 HWZERO, 0 HW4 /WRITE 4 ZEROES

```

```

7300 $0000 TAD HCNT5 /-4
7301 $1202 DCA /WRITE 4 ZEROES
7302 $3211

```

```

7303 3607 DCA 1 HMADD
7304 2207 ISZ HMADD
7305 7000 NOP
7306 2211 ISZ HCNTS
7307 5303 ISZ HWEZERO+3
7310 5700 JMP 1 HWEERO

```

```

7311 0000 HWONE, 0 TAD HM4
7312 1202 DCA HCNTS /-4
7313 3211 DCA HCNTS /WRITE 4 ONES
7314 7240 STA
7315 3607 DCA 1 HMADD
7316 2207 ISZ HMADD
7317 7000 NOP
7320 2211 ISZ HCNTS
7321 5314 ISZ HWONE+3
7322 9711 JMP 1 HWONE

```

/CHECK FOR END OF MEMORY

```

7323 0000 HENDM, 0 TAD HMADD
7324 1207 SZA CLA
7325 7640 JMP 1 HENDM
7326 8723 HWRMEM
7327 5653 HAAA,
7330 0000 TAD HMADD
7331 1207 TAD C1000
7332 1213 SZA CLA
7333 7640 JHP 1 HAAA
7334 8730 JHP 1 HWRMEM
7335 8653 JMP 1

```

/TWO SPECIAL SCOPE LOOPS

```

HSCOP1, LAS
7336 7604 DCA HSWADD
7337 8372 TAD HSWADD
7340 1772 AND HSWADD
7341 0772 AND HSWADD
7342 0772 AND HSWADD
7343 0772 AND HSWADD
7344 0772 AND HSWADD
7345 0772 AND HSWADD
7346 7040 CMA HSWADD
7347 3772 TAD HSWADD
7350 1772 AND HSWADD
7351 0772 AND HSWADD
7352 0772 AND HSWADD
7353 0772 AND HSWADD
7354 0772 AND HSWADD
7355 0772 AND HSWADD
7356 7040 CMA HSWADD
7357 3772 DCA HSWADD

```

/TEST ADDRESS

7360 5336

JMP

```

7361 7604 HSCOP2, LAS
7362 3372 DCA
7363 1772 TAD I
7364 7040 CMA
7365 3772 DCA I
7366 1772 TAD I
7367 7040 CMA
7370 3772 DCA I
7371 5361 JMP
7372 0000 HSWADD, 0

```

HSCOP1

/TEST ADDRESS

```

7400 5214 JMP HTST
7401 5224 JMP HTSTC
7402 7774 MM04,
7403 7700 MM100,
7404 0763 CHENDT, LENDT
7405 7570 HBBB
7406 0000 HEND2,
7407 0000 HTSTAD,
7410 0000 MCNT6,
7411 0000 MCNT7,
7412 1000 CC1000, 1000
7413 7600 BK7600, 7600

```

/READ AND TEST PATTERN
/READ AND TEST COMPLEMENT

```

    /LO END TEST ROUTINE
    /HI END TEST ROUTINE
    /END TEST ROUTINE
    /START TEST ADDRESS
    /TEST 2 PAGES
    /TEST 4 ADDRESSES

```

/READ AND TEST PATTERN CONTROL

```

7414 4234 HRCON
7415 4252 JMS
7416 1292 TAD
7417 1213 CK7600
7420 0213 AND
7421 7001 IAC
7422 3207 HTSTAD
7423 9607 JMP I

```

```

    /CORRECT READ CONSTANTS
    /READ AND TEST PATTERN
    /0XXX OR 7XXX
    /-200

```

/READ AND TEST COMPLEMENT PATTERN CONTROL

```

7424 4234 HRCON
7425 4254 JMS
7426 1254 TAD
7427 7006 7006
7430 7630 S2L CLA
7431 5627 JMP I :*2
7432 3633 JMP I :+1
7433 0206 0206

```

```

    /CORRECT READ CONSTANTS
    /READ AND TEST COMPLEMENT PATTERN
    /0XXX OR 7XXX
    /RTL - AND ADDRESS OF TAG HPASS
    /PROG IN UPPER MEM
    /PROG IN LOWER MEM
    /ADDRESS OF TAG LPASS

```

/UPDATE READ CONSTANTS

```

7434 0000 HRCON, 0 TAD .-1 /0XXX OR 7XXX
7435 1234 TAD RAL
7436 7004 S2L CLA HRCON1 /PROG IN UPPER MEM
7437 7630 S2L CLA HRCON1 /PROG IN LOWER MEM
7440 5246 JMP TAD CC1000 /START TEST ADDRESS
7441 1212 DCA HTSTAD
7442 3207 DCA CHEND
7443 1204 TAD HEND2
7444 3206 DCA HEND2
7445 5634 JMP I HRCON /END MEM ROUTINE

7446 1205 HRCON1, TAD CHBBBB /END MEM ROUTINE
7447 3206 DCA HEND2 /START TEST ADDRESS
7450 3207 DCA HTSTAD
7451 5634 JMP I HRCON

/ READ AND TEST PATTERN OR PATTERN COMPLEMENT
/
7452 0000 HRMEM, 0 TAD HR1010 /READ AND TEST PATTERN
7453 5260 HRMEM, 0 TAD HR1010 /READ AND TEST PATTERN
7454 0000 HRMEMC, 0 TAD .-1 /STORE RETURN ADDRESS
7455 1254 DCA HRMEM /READ AND TEST COMPLEMENT
7456 3259 DCA HR0101
7457 5311 JMP I

7460 1205 HR1010, TAD HM100 /~100
7461 3210 DCA HCNT6 /READ AND TEST 2 PAGES
7462 1202 TAD HM04 /-4
7463 3241 DCA HCNT7 /READ AND TEST 4 ADDRESSES
7464 9607 TAD I HTSTAD
7465 7168 CHA STL
7466 3607 DCA I HTSTAD
7467 1607 TAD I HTSTAD
7468 7649 SEA CLA HHALTC /TEST ONE COMPLEMENTED
7469 4352 TAD I HTSTAD /THIS LOC FAILED READ AND TEST
7470 4352 CHA I
7471 4352 DCA I
7472 1607 JMS IAC CLL
7473 7040 TAD I HTSTAD
7474 3607 DCA I
7475 1607 TAD I HTSTAD
7476 7101 IAC CLL
7477 7640 SEA CLA HHALTC /TEST ONE
7500 4342 TAD I HTSTAD /THIS LOCATION FAILED READ AND TEST
7501 2207 JMS ISE
7502 7000 NOP HTSTAD
7503 2211 ISE HCNT7
7504 9264 JMP HONE+2
7505 2210 ISE HCNT6
7506 5313 JMP HZERO
7507 4606 JMS I HEND2 /END OF MEMORY?
7510 5260 JMP HR1010 /NO
7511 1203 HR0101, TAD HM100 /~100
7512 3210 DCA HCNT6 /READ AND TEST 2 PAGES
7513 1202 HZERO, TAD HM04 /-4

```

7514 3211 DCA HCNT7 /READ AND TEST 4 ADDRESSES

7515 1607 HZERO1, TAD I HITSTAD

7516 7040 CMA TAD I HITSTAD

7517 3607 DCA I HITSTAD

7520 1607 TAD I HITSTAD

7521 7121 IAC STL TAD I HITSTAD

7522 7640 SZA CLA HHALTC TAD I HITSTAD

7523 4352 JMS TAD I HITSTAD

7524 1607 CMA CLL DCA I HITSTAD

7525 7140 TAD I HITSTAD

7526 3607 SZA CLA HHALTC TAD I HITSTAD

7527 1607 SZA CLA HHALTC TAD I HITSTAD

7530 7640 HZERO1, TAD I HITSTAD

7531 4342 HCNT7 /TEST ZERO

7532 7000 SZA CLA HHALTC TAD I HITSTAD

7533 7000 NOP ISZ HITSTAD

7534 2241 ISZ HCNT7 /THIS LOC FAILED READ AND TEST

7535 3215 JMP HZERO+2

7536 2240 ISZ HCNT6

7537 5262 JNE HONE

7540 4606 JMS I HEND2

7541 5311 JMP HR0101 /END OF MEMORY?

/END OF MEMORY?

7542 0000 HHALTC, 0 TAD I HITSTAD

7543 1607 HLT CLA HITSTAD

7544 7402 TAD HLT CLA HITSTAD

7545 7200 TAD HLT CLA HITSTAD

7546 1207 TAD HLT CLA HITSTAD

7547 7402 TAD HLT CLA HITSTAD

7548 7200 TAD HLT CLA HITSTAD

7549 7200 TAD HLT CLA HITSTAD

7550 7402 TAD HLT CLA HITSTAD

7551 5742 TAD HLT CLA HITSTAD

/END OF MEMORY ROUTINE

7552 0000 HHALTC, 0 TAD I HITSTAD

7553 1607 CMA HLT CLA HITSTAD

7554 7040 HLT CLA HITSTAD

7555 7402 TAD HLT CLA HITSTAD

7556 7200 TAD HLT CLA HITSTAD

7557 1207 TAD HLT CLA HITSTAD

7558 7402 TAD HLT CLA HITSTAD

7559 7200 TAD HLT CLA HITSTAD

7560 7402 TAD HLT CLA HITSTAD

7561 7300 TAD HLT CLA HITSTAD

7562 5752 TAD HLT CLA HITSTAD

/MORE MEMORY TO TEST

/ERROR HALT ROUTINE FOR DATA FAILURE

HHALT, 0 TAD I HITSTAD

HHALT CLA HITSTAD

HHALT TAD HITSTAD

/CHECKERBOARD 'WORST CASE NOISE' FOR MM6-E 4K MEMORY (VER 1.0) PAL10 V141 2-JUN-71

21:32 PAGE 1-

7567 5652 JMP I HRMEM /END OF TEST
7570 0000 HBBBB,
7571 1207 TAD HTSTAD
7572 1212 TAD CC1000
7573 7640 SZA CLA
7574 5770 JMP I HBBBB /MORE MEMORY TO TEST
7575 5652 JMP I HRMEM /END OF TEST
\$

1000
1100

1400
1500

1600
1700

00022

2200

2400

2600

/CHECKERBOARD 'WORST CASE NOISE' FOR MM8-E 4K MEMORY (VER)

PAL10

21:32 PAGE 1-21

C0200	7011	HRESBN	7072	LWZERO	0500
C1000	7213	HRMEMC	7452	LXFERF	0320
C212	7162	HRMEMC	7454	LZERO	0713
C215	7161	HSAVBN	7062	LZERO1	0715
C265	7163	HS COP1	7336	LENDM	0523
C700 0	7012	HS COP2	7361	LENDT	0763
C720 0	7013	HSR00	7014	LGOP2	0364
C760 0	7001	HSR07	7023	LHALT	0742
CC020 0	7212	HSW0	7007	LHALTC	0752
CC100 0	7412	HSW7	7010	LHIL0	0232
CC760 0	7214	HSWADD	7372	LINAD1	0205
CHAA A	7205	HTRANS	7151	LINAD2	0415
CHBBB	7405	HTST	7414	LM04	0602
CHEND M	7204	HTSTAD	7407	LM100	0603
CHENDT	7404	HTSTC	7424	LM4	0402
CK760 0	7413	HW0101	7270	LM40	0403
HAAA	7330	HW1010	7261	LM750	0360
HBBBB	7570	HWCON	7235	LMADD	0407
HCNT	7157	HWCON1	7247	LONE	0662
HCNT1	7002	HWONE	7311	LONE1	0664
HCNT2	7003	HWRC	7216	LPASS	0336
HCNT3	7004	HWRCMC	7225	LR0101	0711
HCNT4	7210	HWRMEM	7255	LRCON	0634
HCNT5	7211	HWZERO	7300	LRCON1	0646
HCNT6	7410	HXFERF	7120	LRELO	0302
HCNT7	7411	HZERO1	7513	LRELOD	0251
HEND1	7206	HZERO1	7515	LRELOU	0240
HEND2	7406	K0200	0211	LRESBN	0272
HENDM	7323	K1000	0413	LRMEM	0652
HENDT	7563	K212	0362	LRMEMC	0654
HGOP2	7164	K215	0361	LSAVBN	0262
HHALT C	7342	K265	0363	LS COP1	0536
HHALT C	7552	K7000	0212	LS COP2	0561
HHILO	7032	K7200	0213	LSR00	0214
HINAD1	7005	K7600	0201	LSR07	0223
HINAD2	7215	KC7600	0613	LSW0	0207
HMD04	7402	KK0200	0412	LSW7	0210
HMD05	7403	KK1000	0612	LSWADD	0572
HM4	7202	KK7600	0414	LTRANS	0351
HM40	7203	KLAIAA	0405	LTST	0614
HM750	7160	KLBBB	0609	LTSTAD	0607
HMA00	7207	KLENDM	0404	LTSTAD	0624
HONE	7462	KLENDT	0604	LW0101	0470
HONE1	7464	LAAA	0530	LW1010	0461
HPASS	7136	LBBB	0770	LWCON	0435
HR0101	7511	LCNT	0357	LWCON1	0447
HR1010	7460	LCNT1	0202	LWONE	0511
HRCON	7434	LCNT2	0203	LWR	0416
HRCON1	7446	LCNT3	0204	LWR C	0425
HREL0	7102	LCNT4	0410	LWR MC	0455
HREL00	7051	LCNT5	0411	LWR MEM	0453
HREL0U	7040				

/CHECKERBOARD 'WORST CASE NOISE' FOR MM6-4K MEMORY (VER

PAL10

V141

2-JUN-74

21132

PAGE 1

ERRORS DETECTED: 0

LINKS GENERATED: 0

RUN-TIME: 9 SECONDS

3K CORE USED

