IDENTIFICATION

vien.

Product Code: Maindec 802

Product Name: Memory Checkerboard Test

Date Created: September 1, 1965

Maintainer: Diagnostic Gröup

#### 1. ABSTRACT

Maindec 802 tests memory for core failure on half-selected lines under the worst possible conditions for reading and writing. It is used primarily for testing the operation of memory at marginal voltages.

## 2. REQUIREMENTS

# 2.1 Storage

There are two versions of Maindec 802. The Low End program occupies registers 0003-0111 octal and tests memory from 0112-7777 octal.

The High End program occupies registers 7450-7555 octal and tests memory from 0000-7447 octal.

Both programs require the RIM Loader to be in registers 7756-7776 octal.

# 2.2 Equipment

Standard PDP-8

#### 3. USAGE

## 3.1 Loading

Turn off the Teletype reader.

Set the SWITCH REGISTER to 7756.

Press LOAD ADDRESS; then START.

Place the desired RIM program tape in the reader and turn on the reader.

When the program has been loaded, stop the computer, turn off the reader, and remove the tape.

# 3.2 Switch Settings

Starting Addresses

Low End CheckerboardHigh End Checkerboard

#### 3.3 Program Control Settings

One of the four possible patterns that can be written in memory is obtainable by each of the following SR settings:

0100	(This setting is used for the	Maindec 802
	standard PDP–8 core unit .)	Page 3
0000	(These are for special core	
0001	units from other suppliers.	
0021	See paragraph 5.2.)	,
01 Ò1	(This setting is used for	
1	Type 185, 186 and MM08	`
	Memories.)	

For most PDP-8's, the setting of 0100 should be used.

# 3.4 Start-up and/or Entry

With the program in memory, set the SWITCH REGISTER to the starting address, 0001 for Low End or 7450 for High End.

Press LOAD ADDRESS.

Set the SWITCH REGISTER to one of the four settings given in paragraph 3.3 to obtain the correct pattern. For most PDP-8's, this will be 0100.

Press START.

## 3.5 Errors in Usage

The contents of a given memory cell should be either 7777 or 0000. An error occurs if a 1 becomes a 0, or vice versa. The following pair of stops occur for each error. Two addresses are given for each stop; the first is for the Low End Test, the second for the High End Test.

C(MA)	Error	Cause for Error
0071 7536	ΕΊ	Memory cell does not contain 7777 or 0000.  AC displays contents of cell in error.
0074 7541	E 1,A	AC contains address of cell causing previous error stop.

# 3.6 Recovery from Such Errors

Error	Recovery Procedure			
El	Record the C(AC). Press CONTINUE to reach the next halt.			
EIA	Record the C(AC). Press CONTINUE to resume testing.			

The errors detected by the Checkerboard Test are not usually traceable to modules which the operator can easily replace. The test is of primary value to the field service engineer in checking out the performance of the memory and its associated circuits under marginal voltage conditions. Nonetheless, the checkerboards are useful for cursory checks during normal maintenance testing.

# 4. RESTRICTIONS

4.1 The Low End Test requires the presence of the RIM Loader in upper memory, but destroys the Loader during the course of the test. The operator must remember to restore the RIM Loader after the Low End Test has been run.

There are no restrictions on the use of the High End Test.

## 5. <u>DESCRIPTION</u>

# 5.1 Discussion

In a standard core plane, a given core is selected when the combined currents of the x- and y-selection lines produce a magneto motive force which exceeds the threshold for reversing the flux direction of the core. This occurs at the intersection of the activated selection lines. However, all other cores which are threaded onto the activated lines will be slightly disturbed. Under marginal voltage conditions, such half-selected cores might also reverse polarity if their states are properly established by the pattern which the Checkerboard Test writes into memory.

When a selected core is in the 1 state, the read current will cause it to reverse polarity and become 0. When the core is in the 0 state, the write current will cause it to become 1. Thus, the possibility of a reading error is greatest when all the half-selected cores are in the 1 state; a writing error is most probable when all the half-selected cores are in the 0 state.

If a half-selected core changes polarity, the error will be detected when the memory register containing that core is tested by the program. For a reading error, the contents of that core will appear as a 0 in a field of 1's, and vice versa for a writing error.

Every Checkerboard Test pattern consists of alternating pairs of memory cells, one pair containing 7777's the other containing 0000's. Since memory manufacturers wire their core stacks in different ways, the same pattern of alternations cannot be used for every type of core, and still allow a "worst case" condition, that is, one in which all half-selected cards undergo the greatest possible disturbance which can occur when testing memory. The following pattern is used for the Ferroxcube memories with which most PDP-8's are provided.

$$(MA_{0-5}) \qquad \begin{array}{c} \bullet & 0 & 0 & 1 & 1 \\ 1 & 1 & 0 & 0 \\ 1 & 1 & 0 & 0 \\ 0 & 0 & 1 & 1 \\ \hline y-axis & (MA_{6-11}) \end{array}$$

Since the Y-axis selection lines are conditioned by the low-order six bits of the memory address register (MA $_{6-11}$ ), and the X-axis lines by the high-order bits (MA $_{0-5}$ ), the above array is interpreted as follows: (X- and Y-axis should be interpreted as shown above).

Positions on the X-axis represent consecutive locations in memory from 00-77.

Positions on the Y-axis represent consecutive  $100_8$ 's. Thus, the lower left corner represents location 0000. This position contains a 0, which means that the contents of the entire memory cell at address 0000 are 0. Likewise, the contents of memory cell 0201 are 1's or 7777; this is determined by reading the third row up on the X-axis, and across one position on the Y-axis.

The pattern in memory appears as follows:

Address	<u>Contents</u>
0000	0000
0001	0000
0002	7777
0003	7777
0004	0000
0005	0000
0006	7777
0007	7777

From the pattern matrix, we see that after  $77_8$  registers the pattern will reverse itself, thus:

Address	Contents
0076	7777
0077	7777
0100	7777
0101	7777
0102	0000
0103	0000
0104	7777
0105	7777
0106	0000
0107	0000
• • • •	

And so on through memory. The pattern reverses every  $100_8$  registers.

#### 5.2 Pattern Generator

The patterns generated by the other three switch register settings are defined by the following pattern matrices.

SR Setting			Pattern Matrix			
0000	X-axis	<b>A</b> 1	1	0	0	
		1	1	0	0	
		0	0	1	1	
		0	0	1,	]	
		Y-a	xis			
0001	X-axis	<b>4</b> 1	0	0	1	
		1	0	0	1	
		0	1	1	0	
		0	1	1	0	
		Y-c	ıxis			
0021	X-axis	<b>A</b> 0	1	1	0	
		1	0	0	1	
		1	0	0	1	
		0	1	1	0	
		Y=0	axis			
0101	X-axis	<b>1</b>	0	0	1	
		0	1	1	0	
		0	1	1	0	
		1	0	0	1	
		Y-0	ıxis			

## 6. <u>METHODS</u>

# 6.1 <u>Discussion</u>

The program writes the pattern into the area of memory to be tested. It then tests each word as follows:

The contents of the word are checked for incorrect bits.

The contents are complemented, deposited in the same register, and retested for incorrect bits.

The original contents are returned to the register, and the next one is checked.

After all of memory is tested, the program then writes the complement of the pattern and proceeds to check as before. In this way, every core is tested for errors that might occur when it is read and when information is written into it.

```
Program Listing
7.1
           Low End
7.1.1
                                 PDP-8 CHECKERBOARD
              /MAINDEC 802:
              *1
                                 /LOW END TEST
                      CLL CML IAC
0001
       7121
                      DCA COM
0002
       3107
                      LAS
0003
       7604
             STX,
0004
       1111
                      TAD MUD
                      DCA PAT
ØØØ5
       3105
       1111
                      TAD MUD
0006
0007
                      DCA SA
       3106
                      ISZ COM
TAD COM
0010
       2107
              STB.
0011
       1107
                                             /2
                      AND DOT
0012
       0103
                      SZA CLA
ØØ13
       764Ø
                                             110
                      TAD NOT
0014
      1102
                      TAD HOT
ØØ15
      1077
                      DCA Y
                                             /COMPLEMENT THE PATTERN
0016
       3025
                      TAD POT
                                             1100
ØØ 1 7
       1101
              STC,
                                             /TEST FOR FINAL ADDRESS
0020
                      TAD SA
       1106
ØØ21
       765Ø
                      SNA CLA
                      JMP STX
0022
       5003
                      TAD PAT
ØØ23
       1105
0024
                      AND ROT
                                             /200
       0100
0025
       0000
                                             /Y LINE PRESETS X LINE
                      TAD NOT
ØØ26
       1102
                                             /TO SNA OR SZA
                      TAD HOT
ØØ27
       1077
                      DCA X TAD PAT
ØØ3Ø
       3.033
ØØ31
       1105
                      AND DOT
                                             12
0032
       0103
                      Ø
ØØ33
       0000
              Χ,
0034
       7040
                      CMA
                      SNL
ØØ35
       7420
                      JMP CCK
0036
       5047
ØØ37
                      DCA I SA
                                             /STORE PATTERN AND RECOMPLEMENT
       3506
                                             /WORD WHEN CHECKING
ØØ 4Ø
       2106
              SID,
                      ISZ SA
                      ISZ PAT
ØØ 41
       2105
ØØ 42
       1106
                      TAD SA
```

7.

**PROGRAM** 

00 43 00 44 00 45 00 46	Ø104 7650 5017 5031		AND BOT SNA CLA JMP STC JMP X-2	.:
ØØ 47 ØØ 50 ØØ 51 ØØ 52 ØØ 53 ØØ 54 ØØ 55	3110 1506 7041 1110 7640 5070 1110 7040	CCK,	DCA WRD TAD I SA CMA IAC TAD WRD SZA CLA JMP CC3 TAD WRD CMA	/CHECK PATTERN /ERROR IN CORE
0057 0060 0061 0062 0063 0064	3506 1506 7001 1110 7640 5070		DCA I SA TAD I SA IAC TAD WRD SZA CLA JMP CC3	/COMPLEMENT THE WORD /IN CORE  /TEST COMPLEMENT WORD /ERROR
0065 0066 0067	1110 7100 5037	CC2,	TAD WRD CLL JMP STD-1	•
0070 0071 0072	1506 7402 7200	CC3, E1,	TAD I ŠA · HLT CLA	/ERROR: AC CONTAINS INCORRECT WORD
ØØ73 ØØ74 ØØ75	1106 7402 7300	EiA,	TAD SA HLT CLA CLL	/AC CONTAINS ADDRESS OF /REGISTER IN ERROR
ØØ76	5065	CC4,	JMP CC2	
0077 0100 0101 0102 0103 0104	7640 0200 0100 0010 0002 0077	HOT, ROT, POT, NOT, DOT, BOT,	7640 200 100 10 2 77	/CONSTANTS
Ø105 Ø106 Ø107 Ø110 Ø111	0000 0000 0000 0000 0112	PAT, SA, COM, WRD, MUD,	Ø Ø Ø •+1	/VARIABLES

.

BOT CCK CC2 CC3 CC4 COM DOT E1 A HOT POT ROT SA STB STC STX WRD X	0134 0047 0065 0076 0107 0103 0071 0074 0074 0074 0105 0101 0106 0010 0106 0017 0106 0010 0106 0017 00106 00107			
7.1.2	High End			
	/MAIN *7450	DEC 802:	PDP-8	CHECKERBOARD
745 7451	7121 3353	CLL CML DCA COM	IAC	/HIGH END TEST
7452 7453 7454	7604 STX, 3354 3355	LAS DCA PAT DCA SA		•
7455 7456 7457	2353 STB, 1353 0352	ISZ COM TAD COM AND DOT	-	/2
7450 7461	764Ø 1351	SZA CLA TAD NOT	•	/10
7462 7463	1350 3272	TAD HOT DCA Y		/COMPLEMENT THE PATTERN
7464 7465 7466 7467 7470 7471	1347 STC, 1355 7650 5252 1354 0346	TAD SOT TAD SA SNA CLA JMP STX TAD PAT AND ROT		/400 /TEST FOR FINAL ADDRESS /200
14 11	5070	11,40 1.01		·

7472 7473 7474 7475 7476 7477	0000 1351 1350 3300 1354 0352	Υ,	Ø TAD NOT TAD HOT DCA X TAD PAT AND DOT	/10-Y LINE PRESETS /X LINE TO SNA OR SZA /2
75 0 0 75 0 1 75 0 2 75 0 3 75 0 4	0000 7040 7420 5314 3755	Χ,	Ø CMA SNL JMP CCK DCA I SA	STORE PATTERN AND THE COMPLEMENT
7505 7506 7507 7510 7511 7512	2355 2354 1355 Ø345 765Ø 5264	STD,	ISZ SA ISZ PAT TAD SA AND BOT SNA CLA JMP STC	/WORD WHEN CHECKING
7513 7514 7515 7516 7517 7520 7521 7522 7523 7524 7525 7526 7527	5276 3356 1755 7041 1356 7640 5335 1356 7040 3755 1755 7001 1356	CCK,	JMP X-2 DCA WRD TAD I SA CMA IAC TAD WRD SZA CLA JMP CC3 TAD WRD CMA DCA I SA TAD I SA IAC TAD WRD	/CHECK PATTERN  /ERROR IN CORE  /COMPLEMENT THE WORD /IN CORE
7530 7531	764Ø 5335	0.00	SZA CLA JMP CC3	/TEST COMPLEMENT WORD /ERROR
7532 7533 7534 7535 7536 7537 7540 7541 7542 7543 7544	1356 7100 5304 1755 7402 7200 1355 7402 7300 7300 5332	CC2, CC3, E1, E1A,	TAD WRD CLL JMP STD-1 TAD I SA HLT CLA TAD SA HLT CLA CLA CLA CLA CLA CLA CLA CLA CLA	/ERROR:AC CONTAINS /INFORMATION IN ERROR  /AC CONTAINS ADDRESS OF /REGISTER IN ERROR

/VARIABLES

7545	5077	BOT,	77
7546	5259	ROT,	200
75-7	5469	SOT,	400
7556	7649	HOT,	7640
7551	5519	NOT,	10
7552	6692	DOT,	2
7553	6696	COM,	ย
7554	6696	PAT,	ช
7555	6696	SA,	Ø
7556	6696	WRD,	Ø
SOT CCK CC2 CC3 CC0M DOT E1 A OT FAT STC STD X STD STD STD X STD STD STD X STD STD STD X STD STD STD STD STD X STD STD STD STD STD STD X STD STD STD STD STD STD STD STD STD STD	75 4 75 1 75 3 75 4 75 5 75 5 75 5 75 5 75 5 75 6 75 6 75 6	4 2 5 4 3 2 6 1 9 1 4 6 5 7 5 6 7 6 7 6 7 6 7 6 7 6 7 7 7 7 7	

- 8. <u>DIAGRAM</u>
- 8.1 Flow Chart

