

23

ADVANCE COPY

THIS DESCRIPTION IS PRELIMINARY AND
SUBJECT TO CHANGE WITHOUT NOTICE.

IDENTIFICATION

PRODUCT CODE: MA INDEC-12-D8CA-D-(D)
PRODUCT NAME: KW12-REAL TIME CLOCK DIAGNOSTIC
DATE CREATED: OCTOBER 1, 1969
AUTHOR: JAMES KELLY
STEVE TEICHER

Mnemonic: KW12TST

ADVANCE COPY

THIS DESCRIPTION IS PRELIMINARY AND
SUBJECT TO CHANGE WITHOUT NOTICE.

ABSTRACT

The KW-12 diagnostic program verifies the correct operation of the buffer preset register, the clock counter register, the clock control register, the clock enable register, the IO bus interface, and the clock input channels. The test once started halts, only in case of an error or operator intervention.

REQUIREMENTS

Storage

Locations 0--3200 in bank 0 are utilized.

Equipment

PDP-12--with KW-12 option

Program Loading

- a) If the Binary Loader is in memory, proceed to step b. Otherwise, load the binary loader into memory.
- b) Set Left Switches=7777g
- c) Set: Right Switches=400Cg
- d) Press IO preset and start Left Switches
- e) Turn Reader on

General Description

The ability to transfer all numbers between the AC and the clock registers is thoroughly tested. All modes of the KW-12 operation are tested. The clock counter is operated at the five crystal controlled rates and at the rate of input channel 1. External KW-12 inputs are tested with the selector switch turned to line frequency. There are four test options of which one is to eliminate testing of the AD-12 fast SAM instruction which is affected by mode bit 0 of the KW-12.

Operation Procedure

- a) Load programs with binary loader
- b) Select option by setting right switches as follows:
 - 1) Bit 0 (1) suppress test completion alarm
 - 2) Bit 5 (1) suppress print pass completion printing
 - 3) Bit 8 (1) suppress test of AD-12 fast SAM instructionNormal operation on a PDP-12C is with right switches=~~0000~~
- c) Set Selector switches on KW-12 panels to line frequency.
- d) Set Left Switches=~~0200~~

- e) If AD-12 fast SAM instructions is to be tested, set KNOB 0 to extreme counterclockwise and KNOB 1 to extreme clockwise.
- f) Set mode key on PDP-8 mode, press ID preset, and start Left Switches.

Test Operation

After start; at location 0200 the program performs 39 tests per, pass, halting only in the case of an error. At the end of each pass, which requires approximately 30 seconds, the letter K is typed on the teletype unless suppressed by the right switch setting. If after 30 seconds the program fails to complete a pass the operator should stop the computer and check the location counter against the program listing and the program is in a counting loop which indicates a failure of the counter, the time house, or an external input channel.

After 16 complete passes of the test program, the program will cease testing and sound a distinctive whistle on the PDP-12 speaker, unless this mode is suppressed by the right switch setting.

Options:

There are 4 options available selected by the right switches.

<u>Right Switch Setting</u>	<u>Description of Option</u>
0000	Tests AD-12 fast SAM prints letter K after every pass of program after 16 passes of program quits test and sounds completion alarm on speaker
1000	Suppresses test of AD-12 fast SAM
2000	Suppresses typing of K after every pass of program
4000	Allows program to repeat indefinitely

All combinations of options are legal.

Errors

- a) Error Halts--If the computer halts check the listing for explanation of the halt.
- b) Failure of the counter time base or an external input channel can cause the program to loop indefinitely through a 2 or 3 instruction loop. If the program fails to complete a pass in approximately 30 seconds, the operator should stop the machine and check the location counter against the listing to determine if the program is waiting for a counter overflow or external input channel.

Manual Test

When the computer is halted, the run light is out, it is possible to check the advancement of the clock counter manually as follows:

- a) Set mode Switch to PDP-8 mode
- b) Set Left Switches equal to 6137
- c) Press IO preset and DO alternately

After every press of the DO Switch, the clock counter will be read into the AD? Each press of IO preset will clear the AC and advance the clock counter one or two counts. Therefore, by noting the reading of the AC after each DO, the fact that the clock counter advanced may be ascertained.

TESTS

The following--tests are performed in the order listed below:

<u>Test #</u>	<u>Description</u>
TST 20	Does AC change after a transfer to the Buffer Preset Register?
TST 21	Does the Buffer Preset Register Jam into the AC?
TST 22	Can the Buffer Preset Register be cleared to $\emptyset\emptyset\emptyset\emptyset$?
TST 23	Do all numbers transfer between the AC and the Buffer Preset Register?
TST 24	Do random numbers transfer between the AC and the Buffer Preset Register?
TST 25	Does reading the Buffer Preset Register change its content?
TST 26	Can the Buffer Preset Register gate perform at maximum speed?
TST 27	Can the Buffer Preset Register survive checkerboard patterns?
TST 28	Can the Buffer Preset Register handle random complement patterns?
TST 29	Does executing the CLEN instruction affect the AC?
TST 30	Does the Buffer Preset Register change after a transfer to the clock counter register?
TST 31	Can the clock counter be read using the 6137 instruction?
TST 32	Can the clock counter be cleared?
TST 33	Do all numbers transfer between the Buffer Preset Register and the clock counter register?
TST 34	Do random numbers transfer between the Buffer Preset Register and the clock counter register?
TST 35	Does reading the clock counter register change its CONTENTS?

- TST 37 Can the Buffer Preset Register be ORED into the clock counter register?
- TST 38 Can the clock counter register be loaded with mode 2(Ø) in error?
- TST 39 Can the clock counter be loaded with mode 1 (1) in error?
- TST 3Ø Does rapid actuating of the mode gates affect counter?
- TEST 31 This is a general gate shaking test of the mode flip flops.
- TEST 32 Does mode bit 2 changing from 1 Ø clear the clock counter register?
- TST 4Ø Does the overflow of the clock counter register set the overflow flip flop?
- TST 41A This is a general test of the overflow flip flop.
- TEST 4 This is a series of tests. Labeled TST 41 through TST 49B that check each bit of the counter.
- TEST 5 Does the clock counter register count at all rates?
- ITSTØ1 Does input channel 1 cause a proper interrupt?
- INPTØ1 This is a simulated input test for channel 3.
- ITSTØ2 Does input channel 2 cause a proper interrupt?
- ITSTØ3 Does input channel 3 cause a proper interrupt?
- INPTØ2 This is a simulated input test for channel 2.
- INPTØ3 This is a simulated input test for channel 3.
- INPTØ4 This is a test of the external inputs for channels 1, 2, 3 which includes a test of the M503 schmitt triggers.
- TSM This is a test of the affect of mode bit Ø(1) on the FAST sample instruction.
- TSM1 Is the fast SAM instruction affected by mode bit Ø(Ø)?
- TCNT1 Does IO preset clear the rate bits?

TCNT2

Does IO preset clear the overflow flip flop, the enable flip flops, and the mode flip flop?

TMOD1

Does Mode bit 1(1) work properly?

TMOD3

Does mode bit 1(1) and mode bit 2 (1) work properly?

clv

/MAINDEC 12-DEC-69 (c)-D-69
/SUPER KILLER FOR CLCKS

6132 CLK=6131

6132 CLR=6132

6133 CLM=6133

6134 CLN=6134

6135 CLP=6135

6136 CLQ=6136

6137 CLR=6137

6138 CLS=6138

6139 CLT=6139

6140 CLU=6140

6141 CLV=6141

6142 CLW=6142

6143 CLX=6143

6144 CLY=6144

6145 CLZ=6145

6146 CLAA=6146

6147 CLAB=6147

6148 CLAC=6148

6149 CLAD=6149

6150 CLAE=6150

6151 CLAF=6151

6152 CLAG=6152

6153 CLAH=6153

6154 CLAI=6154

6155 CLAJ=6155

6156 CLAK=6156

6157 CLAL=6157

6158 CLAM=6158

6159 CLAN=6159

6160 CLAO=6160

6161 CLAP=6161

6162 CLAQ=6162

6163 CLAR=6163

6164 CLAS=6164

6165 CLAT=6165

6166 CLAU=6166

6167 CLAV=6167

6168 CLAW=6168

6169 CLAX=6169

6170 CLAY=6170

6171 CLAZ=6171

6172 CLBA=6172

6173 CLBB=6173

6174 CLBC=6174

6175 CLBD=6175

6176 CLBE=6176

/AC TO BUFFER PRESET REGISTER

/BUFFER PRESET REGISTER TO AC

0001 0001 0001

0001 0001 0001

0002 0002 0002

0003 0003 0003

0004 0004 0004

0005 0005 0005

0006 0006 0006

0007 0007 0007

0008 0008 0008

0009 0009 0009

0010 0010 0010

0011 0011 0011

0012 0012 0012

0013 0013 0013

0014 0014 0014

0015 0015 0015

0016 0016 0016

0017 0017 0017

0018 0018 0018

0019 0019 0019

0020 0020 0020

0021 0021 0021

0022 0022 0022

0023 0023 0023

0024 0024 0024

0025 0025 0025

0026 0026 0026

0027 0027 0027

0028 0028 0028

0029 0029 0029

0030 0030 0030

0031 0031 0031

0032 0032 0032

0033 0033 0033

0034 0034 0034

0035 0035 0035

0036 0036 0036

0037 0037 0037

0038 0038 0038

0039 0039 0039

0040 0040 0040

0041 0041 0041

0042 0042 0042

0043 0043 0043

0044 0044 0044

0045 0045 0045

0046 0046 0046

0047 0047 0047

0048 0048 0048

0049 0049 0049

0050 0050 0050

0051 0051 0051

0052 0052 0052

0053 0053 0053

0054 0054 0054

0055 0055 0055

0056 0056 0056

0057 0057 0057

0058 0058 0058

0059 0059 0059

0060 0060 0060

0061 0061 0061

0062 0062 0062

0063 0063 0063

0064 0064 0064

0065 0065 0065

0066 0066 0066

0067 0067 0067

0068 0068 0068

0069 0069 0069

0070 0070 0070

0071 0071 0071

0072 0072 0072

0073 0073 0073

0074 0074 0074

0075 0075 0075

0076 0076 0076

0077 0077 0077

0078 0078 0078

0079 0079 0079

0080 0080 0080

0081 0081 0081

0082 0082 0082

0083 0083 0083

0084 0084 0084

0085 0085 0085

0086 0086 0086

0087 0087 0087

0088 0088 0088

0089 0089 0089

0090 0090 0090

0091 0091 0091

0092 0092 0092

0093 0093 0093

0094 0094 0094

0095 0095 0095

0096 0096 0096

0097 0097 0097

0098 0098 0098

0099 0099 0099

0100 0100 0100

ADVANCE COPY
THIS DESCRIPTION IS PRELIMINARY AND
SUBJECT TO CHANGE WITHOUT NOTICE.

0226 *28
0227 SEND, 0
0228 REXD, 0
0229 REGA, 0
0230 K0100, 0100
0231 K0100, 0100
0232 K0100, 0100
0233 M0001, -1
0234 M0001, 1
0235 M0002, -2
0236 K0003, 0003
0237 M0004, -4
0238 K0007, 0007
0239 K0017, 0017
0240 K0037, 0037
0241 K0077, 0077
0242 K0177, 0177
0243 K0377, 0377
0244 K0377, 0377
0245 K0777, 0777
0246 K0777, 0777
0247 K1777, 1777
0248 K3777, 3777
0249 K7777, 7777
0250 M0010, -10
0251 M0020, -20
0252 M0040, -40
0253 M0100, -100
0254 M0200, -200
0255 M0400, -400
0256 M0800, -800
0257 M1000, -1000
0258 M2000, -2000
0259 M4000, -4000
0260 K4000, 4000

08ca-a(a)

0056	TAD	RNA	0007
0057	TAD	RNA	0007
0058	TAD	RNA	0007
0059	TAD	RNA	0007
0060	TAD	RNA	0007
0061	TAD	RNA	0007
0062	TAD	RNA	0007
0063	TAD	RNA	0007
0064	TAD	RNA	0007
0065	TAD	RNA	0007
0066	TAD	RNA	0007
0067	TAD	RNA	0007
0068	TAD	RNA	0007
0069	TAD	RNA	0007
0070	TAD	RNA	0007
0071	TAD	RNA	0007
0072	TAD	RNA	0007
0073	TAD	RNA	0007
0074	TAD	RNA	0007
0075	TAD	RNA	0007
0076	TAD	RNA	0007
0077	TAD	RNA	0007
0078	TAD	RNA	0007
0079	TAD	RNA	0007
0080	TAD	RNA	0007
0081	TAD	RNA	0007
0082	TAD	RNA	0007
0083	TAD	RNA	0007
0084	TAD	RNA	0007
0085	TAD	RNA	0007
0086	TAD	RNA	0007
0087	TAD	RNA	0007
0088	TAD	RNA	0007
0089	TAD	RNA	0007
0090	TAD	RNA	0007
0091	TAD	RNA	0007
0092	TAD	RNA	0007
0093	TAD	RNA	0007
0094	TAD	RNA	0007
0095	TAD	RNA	0007
0096	TAD	RNA	0007
0097	TAD	RNA	0007
0098	TAD	RNA	0007
0099	TAD	RNA	0007
0100	TAD	RNA	0007

HANDOM, .

OMP I

HANDOM

2223	RMA,	2223
7150	RMB,	7150
2465	RMC,	2465
2200	RZ200,	2200
3302	K3302,	3302
7702	K7702,	7702
1274	PA14,	1274
1008	PA13,	1008
1004	PA10,	1004
1000	RE1000,	1000
1014	K1014,	1014
0222	K2222,	0222
2004	K2004,	2004
3300	K3300,	3300
7700	K7700,	7700
4122	K4122,	4122
5202	K5202,	5202
2202	K2202,	2202
2227A	TS127A,	2227A
TS135A	TS135A,	TS135A
TS132A	TS132A,	TS132A
TS138A	TS138A,	TS138A
0014	K0014,	0014
0004	K0004,	0004
0000	LO00,	0000
000E	PN1E,	000E
000F	PN1F,	000F
000G	PN1G,	000G
000H	PN1H,	000H
000I	PN1I,	000I
TS149A	TS149A,	TS149A
TS149X	TS149X,	TS149X
TS149Y	TS149Y,	TS149Y
0013	K0013,	0013
0240	K0240,	0240
0420	K0420,	0420
0500	K0500,	0500
0600	K0600,	0600
0555	K5555,	0555
IP104	IP104,	IP104
2400	TSM,	2400
2473	TSM1,	2473
2044	TSM12A,	2044
1210	TS141B,	1210
0600	K6000,	0600
INP101	INP101,	INP101
0022	K0022,	0022
0027	COUNT,	0027
TS131X	TS131X,	TS131X
*177		*177

2223	0177
7150	0177
2465	0177
2200	0161
3302	0161
7702	0161
1274	0157
1008	0156
1004	0156
1000	0154
1014	0154
0222	0153
2004	0152
3300	0151
7700	0150
4122	0147
5202	0146
2202	0145
2227A	0144
TS135A	0143
TS132A	0142
TS138A	0141
0014	0140
0004	0137
0000	0136
000E	0135
000F	0134
000G	0133
000H	0132
000I	0131
0000	0130
000E	0127
000F	0126
000G	0125
000H	0124
000I	0123
0000	0122
000E	0121
000F	0120
000G	0117
000H	0116
000I	0115
0000	0114
000E	0113
000F	0112
000G	0111
000H	0110
000I	0109
0000	0108
000E	0107
000F	0106
000G	0105
000H	0104
000I	0103
0000	0102

```

*2*
/MADR START B MODE, ADDR
/TEST 2: TEST BUFFER AND PRESET REGISTER DATA INTERCHANGE
/CLPB=6106 AC TO CLOCK PRESET REGISTER
/CLPA=6106 CLOCK PRESET REGISTER TO AC
/DOES AC CHANGE AFTER A TRANSFER TO BUFFER REG?
DCM I CONTX
TS121, CLA CLA
TAB REGA
/GET A NUMBER-BINARY UPCOUNT SEQUENCE 0 THRU 7777
/LOAD BUFFER
/STORE WHAT WAS LEFT IN AC
/FETCH IT
/INVERT CONTENTS OF AC
/SUBTRACT SEND
/EQUAL?
/NO HALT CLAB CHANGED AC, EXAMINE CELL 22 FOR TEST NUMBER
/CHANGE TEST NUMBER
/DO TEST 4096 TIMES
/DOES BUFFER DATA JAM INTO THE AC
/0 SEND REG
DCA SEND
CLA CLL
TS121, CLA CLL
DCA SEND
CLAB
CLA CMA
/SET AC TO 7777
/JAM BUFFER PRESET (0000) OVER AC (7777)
/SAVE AC
/RESTORE AC
/DID AC BECOME (0000)?
/CLBA FAILED TO CLEAR THE AC
/DO TEST 4096 TIMES
/DOES SIGNAL CLR BUF FUNCTION
CLA CMA
TS122, CLA CMA
CLAB
CLA CLL
/SET BUFF=7777
/CLEAR AC
/LOAD BUFFER TO ALL ZEHOS
/SAVE AC
/READ BUFFER AND PRESET REGISTER
/SAVE TEST VALUE
/RESTORE IT
/DID BUFFER AND PRESET REGISTER GET CLEARED BY CLR CNT?
/CLR BUF FAILED TO CLEAR THE BUFFER
/DO TEST 4096 TIMES

```

```

0002 0002
0003 0003
0004 0004
0005 0005
0006 0006
0007 0007
0008 0008
0009 0009
0010 0010
0011 0011
0012 0012
0013 0013
0014 0014
0015 0015
0016 0016
0017 0017
0018 0018
0019 0019
0020 0020
0021 0021
0022 0022
0023 0023
0024 0024
0025 0025
0026 0026
0027 0027
0028 0028
0029 0029
0030 0030
0031 0031
0032 0032
0033 0033
0034 0034
0035 0035
0036 0036
0037 0037
0038 0038
0039 0039
0040 0040
0041 0041
0042 0042
0043 0043
0044 0044
0045 0045
0046 0046
0047 0047
0048 0048
0049 0049
0050 0050
0051 0051
0052 0052
0053 0053
0054 0054
0055 0055
0056 0056
0057 0057
0058 0058
0059 0059
0060 0060
0061 0061
0062 0062
0063 0063
0064 0064
0065 0065
0066 0066
0067 0067
0068 0068
0069 0069
0070 0070
0071 0071
0072 0072
0073 0073
0074 0074
0075 0075
0076 0076
0077 0077
0078 0078
0079 0079
0080 0080
0081 0081
0082 0082
0083 0083
0084 0084
0085 0085
0086 0086
0087 0087
0088 0088
0089 0089
0090 0090
0091 0091
0092 0092
0093 0093
0094 0094
0095 0095
0096 0096
0097 0097
0098 0098
0099 0099

```

/DO ALL NUMBERS TRANSFER BETWEEN AC AND BUFFER PROPERLY

7053	1200	DLR CLL	TS123,	DLR CLL	SEND	DLR REG	/DO SEND REG
7054	1201	DLR			SEND		/GET TEST NUMBER
7055	1202	CLAB			SEND		/SEND IT
7056	1203	CLA					/RETRIEVE IT
7057	1204	CLBA					/SAVE IT
7058	1205	DCX			HXED		/RESTORE IT
7059	1206	DCB			HXED		/COMPLEMENT
7060	1207	DCA			TAD		/ADD TEST NUMBER
7061	1208	DCY			TAD		/WERE THEY EQUAL?
7062	1209	DCZ			HLT		/AC - BUFFER TO AC DATA TRANSFER FAILED
7063	1210	DCW			ISZ		/INCREMENT TEST NUMBER
7064	1211	DCV			ISZ		/DO TEST 4096 TIMES
7065	1212	DCU			SEND	TS123+2	
7066	1213	DCS			SEND		
7067	1214	DCR					
7068	1215	DCQ					
7069	1216	DCP					
7070	1217	DCO					
7071	1218	DCN					
7072	1219	DCM					
7073	1220	DCJ					
7074	1221	DCI					
7075	1222	DCH					
7076	1223	DCG					
7077	1224	DCF					
7078	1225	DCD					
7079	1226	DCB					
7080	1227	CLAB					
7081	1228	CLAB					
7082	1229	CLAB					
7083	1230	CLAB					
7084	1231	CLAB					
7085	1232	CLAB					
7086	1233	CLAB					
7087	1234	CLAB					
7088	1235	CLAB					
7089	1236	CLAB					
7090	1237	CLAB					
7091	1238	CLAB					
7092	1239	CLAB					
7093	1240	CLAB					
7094	1241	CLAB					
7095	1242	CLAB					
7096	1243	CLAB					
7097	1244	CLAB					
7098	1245	CLAB					
7099	1246	CLAB					
7100	1247	CLAB					
7101	1248	CLAB					
7102	1249	CLAB					
7103	1250	CLAB					
7104	1251	CLAB					
7105	1252	CLAB					
7106	1253	CLAB					
7107	1254	CLAB					
7108	1255	CLAB					
7109	1256	CLAB					
7110	1257	CLAB					
7111	1258	CLAB					
7112	1259	CLAB					
7113	1260	CLAB					
7114	1261	CLAB					
7115	1262	CLAB					
7116	1263	CLAB					
7117	1264	CLAB					
7118	1265	CLAB					
7119	1266	CLAB					
7120	1267	CLAB					
7121	1268	CLAB					
7122	1269	CLAB					
7123	1270	CLAB					
7124	1271	CLAB					
7125	1272	CLAB					
7126	1273	CLAB					
7127	1274	CLAB					
7128	1275	CLAB					
7129	1276	CLAB					
7130	1277	CLAB					
7131	1278	CLAB					
7132	1279	CLAB					
7133	1280	CLAB					
7134	1281	CLAB					
7135	1282	CLAB					
7136	1283	CLAB					
7137	1284	CLAB					
7138	1285	CLAB					
7139	1286	CLAB					
7140	1287	CLAB					
7141	1288	CLAB					
7142	1289	CLAB					
7143	1290	CLAB					
7144	1291	CLAB					
7145	1292	CLAB					
7146	1293	CLAB					
7147	1294	CLAB					
7148	1295	CLAB					
7149	1296	CLAB					
7150	1297	CLAB					
7151	1298	CLAB					
7152	1299	CLAB					
7153	1300	CLAB					
7154	1301	CLAB					
7155	1302	CLAB					
7156	1303	CLAB					
7157	1304	CLAB					
7158	1305	CLAB					
7159	1306	CLAB					
7160	1307	CLAB					
7161	1308	CLAB					
7162	1309	CLAB					
7163	1310	CLAB					
7164	1311	CLAB					
7165	1312	CLAB					
7166	1313	CLAB					
7167	1314	CLAB					
7168	1315	CLAB					
7169	1316	CLAB					
7170	1317	CLAB					
7171	1318	CLAB					
7172	1319	CLAB					
7173	1320	CLAB					
7174	1321	CLAB					
7175	1322	CLAB					
7176	1323	CLAB					
7177	1324	CLAB					
7178	1325	CLAB					
7179	1326	CLAB					
7180	1327	CLAB					
7181	1328	CLAB					
7182	1329	CLAB					
7183	1330	CLAB					
7184	1331	CLAB					
7185	1332	CLAB					
7186	1333	CLAB					
7187	1334	CLAB					
7188	1335	CLAB					
7189	1336	CLAB					
7190	1337	CLAB					
7191	1338	CLAB					
7192	1339	CLAB					
7193	1340	CLAB					
7194	1341	CLAB					
7195	1342	CLAB					
7196	1343	CLAB					
7197	1344	CLAB					
7198	1345	CLAB					
7199	1346	CLAB					
7200	1347	CLAB					

/LOAD BUFFER AND PRESET REGISTER WITH A RANDOM NUMBER

/SAVE IT

/RESTORE IT

/SEND IT

/LOAD THE AC WITH A RANDOM NUMBER

/READ BACK RANDOM NUMBER FROM BUFFER PRESET REGISTER

/SAVE TEST RETURN

/RESTORE IT

/COMPLEMENT

/SUBTRACT TEST NUMBER

/EQUAL?

/AC - BUFFER - AC DATA INTERCHANGE FAILED

/DO TEST 4096 TIMES

DOES READING THE BUFFER CHANGE ITS CONTENTS

```

/GET RANDOM NUMBER          JMS          RANDOM          6137
/SAVE IT                    SEND          DCA          6138
/RESTORE IT                 SEND          TAD          6139
/SEND IT                    SEND          CLA          6133
/LOAD AC WITH A RANDOM NUMBER  JMS          RANDOM          6136
/BRING BACK TEST NUMBER     JMS          CLA          6135
/LOAD AC WITH A RANDOM NUMBER  JMS          RANDOM          6134
/READ BUFFER AGAIN         /SAVE TEST VALUE     /RESTORE IT
/COMPLEMENT                /SUBTRACT TEST NUMBER
/CLBA CHANGED THE CONTENTS OF THE BUFFER
/DOO TEST 4096 TIMES      JMS          REGA          6135
/DOO TEST 4096 TIMES      JMS          JMS          6136

```

/CAN THE GATES FUNCTION AT HIGH SPEED

```

7000 CLA CLL          SEND          DCA          6137
3027 DCA              SEND          TAD          6138
1028 TAD              SEND          CLA          6133
6136 CLA              SEND          DCA          6136
6135 CLA              SEND          TAD          6137
6134 CLA              SEND          CLA          6134
6133 CLA              SEND          CLA          6135
6132 CLA              SEND          CLA          6132
6131 CLA              SEND          CLA          6131
6130 CLA              SEND          CLA          6130
6129 CLA              SEND          CLA          6129
6128 CLA              SEND          CLA          6128
6127 CLA              SEND          CLA          6127
6126 CLA              SEND          CLA          6126
6125 CLA              SEND          CLA          6125
6124 CLA              SEND          CLA          6124
6123 CLA              SEND          CLA          6123
6122 CLA              SEND          CLA          6122
6121 CLA              SEND          CLA          6121
6120 CLA              SEND          CLA          6120
6119 CLA              SEND          CLA          6119
6118 CLA              SEND          CLA          6118
6117 CLA              SEND          CLA          6117
6116 CLA              SEND          CLA          6116
6115 CLA              SEND          CLA          6115
6114 CLA              SEND          CLA          6114
6113 CLA              SEND          CLA          6113
6112 CLA              SEND          CLA          6112
6111 CLA              SEND          CLA          6111
6110 CLA              SEND          CLA          6110
6109 CLA              SEND          CLA          6109
6108 CLA              SEND          CLA          6108
6107 CLA              SEND          CLA          6107
6106 CLA              SEND          CLA          6106
6105 CLA              SEND          CLA          6105
6104 CLA              SEND          CLA          6104
6103 CLA              SEND          CLA          6103
6102 CLA              SEND          CLA          6102
6101 CLA              SEND          CLA          6101
6100 CLA              SEND          CLA          6100

```

```

6133 CLA          6133
6134 CLA          6134
6135 CLA          6135
6136 CLA          6136
6137 CLA          6137
6138 CLA          6138
6139 CLA          6139
6140 CLA          6140
6141 CLA          6141
6142 CLA          6142
6143 CLA          6143
6144 CLA          6144
6145 CLA          6145
6146 CLA          6146
6147 CLA          6147
6148 CLA          6148
6149 CLA          6149
6150 CLA          6150
6151 CLA          6151
6152 CLA          6152
6153 CLA          6153
6154 CLA          6154
6155 CLA          6155
6156 CLA          6156
6157 CLA          6157
6158 CLA          6158
6159 CLA          6159
6160 CLA          6160
6161 CLA          6161
6162 CLA          6162
6163 CLA          6163
6164 CLA          6164
6165 CLA          6165
6166 CLA          6166
6167 CLA          6167
6168 CLA          6168
6169 CLA          6169
6170 CLA          6170
6171 CLA          6171
6172 CLA          6172
6173 CLA          6173
6174 CLA          6174
6175 CLA          6175
6176 CLA          6176
6177 CLA          6177
6178 CLA          6178
6179 CLA          6179
6180 CLA          6180
6181 CLA          6181
6182 CLA          6182
6183 CLA          6183
6184 CLA          6184
6185 CLA          6185
6186 CLA          6186
6187 CLA          6187
6188 CLA          6188
6189 CLA          6189
6190 CLA          6190
6191 CLA          6191
6192 CLA          6192
6193 CLA          6193
6194 CLA          6194
6195 CLA          6195
6196 CLA          6196
6197 CLA          6197
6198 CLA          6198
6199 CLA          6199
6200 CLA          6200

```

/BUF FAILED TO TOGGLE AT HIGH SPEED /DOO TEST 4096 TIMES

88CM-0-10
17-DEC-69

```

0027 0022     /DOES CLR AFFECT THE AC
0028 0022     /CLR=6105 AC TO CLOCK ENABLE REGISTER
0029 0022     /
0030 0022     /
0031 0022     /
0032 0022     /
0033 0022     /
0034 0021     /SAVE AC
0035 0020     /DOES CLR AFFECT AC
0036 0019     /RESTORE TEST NUMBER
0037 0018     /CLR SEND REG
0038 0017     /CLR SEND REG
0039 0016     /CLR SEND REG
0040 0015     /CLR SEND REG
0041 0014     /CLR SEND REG
0042 0013     /CLR SEND REG
0043 0012     /CLR SEND REG
0044 0011     /CLR SEND REG
0045 0010     /CLR SEND REG
0046 0009     /CLR SEND REG
0047 0008     /CLR SEND REG
0048 0007     /CLR SEND REG
0049 0006     /CLR SEND REG
0050 0005     /CLR SEND REG
0051 0004     /CLR SEND REG
0052 0003     /CLR SEND REG
0053 0002     /CLR SEND REG
0054 0001     /CLR SEND REG
0055 0000     /CLR SEND REG
0056 0000     /CLR SEND REG
0057 0000     /CLR SEND REG
0058 0000     /CLR SEND REG
0059 0000     /CLR SEND REG
0060 0000     /CLR SEND REG
0061 0000     /CLR SEND REG
0062 0000     /CLR SEND REG
0063 0000     /CLR SEND REG
0064 0000     /CLR SEND REG
0065 0000     /CLR SEND REG
0066 0000     /CLR SEND REG
0067 0000     /CLR SEND REG
0068 0000     /CLR SEND REG
0069 0000     /CLR SEND REG
0070 0000     /CLR SEND REG
0071 0000     /CLR SEND REG
0072 0000     /CLR SEND REG
0073 0000     /CLR SEND REG
0074 0000     /CLR SEND REG
0075 0000     /CLR SEND REG
0076 0000     /CLR SEND REG
0077 0000     /CLR SEND REG
0078 0000     /CLR SEND REG
0079 0000     /CLR SEND REG
0080 0000     /CLR SEND REG
0081 0000     /CLR SEND REG
0082 0000     /CLR SEND REG
0083 0000     /CLR SEND REG
0084 0000     /CLR SEND REG
0085 0000     /CLR SEND REG
0086 0000     /CLR SEND REG
0087 0000     /CLR SEND REG
0088 0000     /CLR SEND REG
0089 0000     /CLR SEND REG
0090 0000     /CLR SEND REG
0091 0000     /CLR SEND REG
0092 0000     /CLR SEND REG
0093 0000     /CLR SEND REG
0094 0000     /CLR SEND REG
0095 0000     /CLR SEND REG
0096 0000     /CLR SEND REG
0097 0000     /CLR SEND REG
0098 0000     /CLR SEND REG
0099 0000     /CLR SEND REG
0100 0000     /CLR SEND REG

```

```

/REST3: PRESET REGISTER AND COUNTER DATA INTERCHANGE
/CLR=6105 STATUS REGISTER TO AC
/CLR=6102 AC TO CLOCK CONTROL REGISTER
/DOES BUFFER CHANGE AFTER A TRANSFER TO THE COUNTER

```

```

0101 0000     /CLR SEND REG
0102 0000     /CLR SEND REG
0103 0000     /CLR SEND REG
0104 0000     /CLR SEND REG
0105 0000     /CLR SEND REG
0106 0000     /CLR SEND REG
0107 0000     /CLR SEND REG
0108 0000     /CLR SEND REG
0109 0000     /CLR SEND REG
0110 0000     /CLR SEND REG
0111 0000     /CLR SEND REG
0112 0000     /CLR SEND REG
0113 0000     /CLR SEND REG
0114 0000     /CLR SEND REG
0115 0000     /CLR SEND REG
0116 0000     /CLR SEND REG
0117 0000     /CLR SEND REG
0118 0000     /CLR SEND REG
0119 0000     /CLR SEND REG
0120 0000     /CLR SEND REG
0121 0000     /CLR SEND REG
0122 0000     /CLR SEND REG
0123 0000     /CLR SEND REG
0124 0000     /CLR SEND REG
0125 0000     /CLR SEND REG
0126 0000     /CLR SEND REG
0127 0000     /CLR SEND REG
0128 0000     /CLR SEND REG
0129 0000     /CLR SEND REG
0130 0000     /CLR SEND REG
0131 0000     /CLR SEND REG
0132 0000     /CLR SEND REG
0133 0000     /CLR SEND REG
0134 0000     /CLR SEND REG
0135 0000     /CLR SEND REG
0136 0000     /CLR SEND REG
0137 0000     /CLR SEND REG
0138 0000     /CLR SEND REG
0139 0000     /CLR SEND REG
0140 0000     /CLR SEND REG
0141 0000     /CLR SEND REG
0142 0000     /CLR SEND REG
0143 0000     /CLR SEND REG
0144 0000     /CLR SEND REG
0145 0000     /CLR SEND REG
0146 0000     /CLR SEND REG
0147 0000     /CLR SEND REG
0148 0000     /CLR SEND REG
0149 0000     /CLR SEND REG
0150 0000     /CLR SEND REG
0151 0000     /CLR SEND REG
0152 0000     /CLR SEND REG
0153 0000     /CLR SEND REG
0154 0000     /CLR SEND REG
0155 0000     /CLR SEND REG
0156 0000     /CLR SEND REG
0157 0000     /CLR SEND REG
0158 0000     /CLR SEND REG
0159 0000     /CLR SEND REG
0160 0000     /CLR SEND REG
0161 0000     /CLR SEND REG
0162 0000     /CLR SEND REG
0163 0000     /CLR SEND REG
0164 0000     /CLR SEND REG
0165 0000     /CLR SEND REG
0166 0000     /CLR SEND REG
0167 0000     /CLR SEND REG
0168 0000     /CLR SEND REG
0169 0000     /CLR SEND REG
0170 0000     /CLR SEND REG
0171 0000     /CLR SEND REG
0172 0000     /CLR SEND REG
0173 0000     /CLR SEND REG
0174 0000     /CLR SEND REG
0175 0000     /CLR SEND REG
0176 0000     /CLR SEND REG
0177 0000     /CLR SEND REG
0178 0000     /CLR SEND REG
0179 0000     /CLR SEND REG
0180 0000     /CLR SEND REG
0181 0000     /CLR SEND REG
0182 0000     /CLR SEND REG
0183 0000     /CLR SEND REG
0184 0000     /CLR SEND REG
0185 0000     /CLR SEND REG
0186 0000     /CLR SEND REG
0187 0000     /CLR SEND REG
0188 0000     /CLR SEND REG
0189 0000     /CLR SEND REG
0190 0000     /CLR SEND REG
0191 0000     /CLR SEND REG
0192 0000     /CLR SEND REG
0193 0000     /CLR SEND REG
0194 0000     /CLR SEND REG
0195 0000     /CLR SEND REG
0196 0000     /CLR SEND REG
0197 0000     /CLR SEND REG
0198 0000     /CLR SEND REG
0199 0000     /CLR SEND REG
0200 0000     /CLR SEND REG

```

```

/STOP CLOCK, SET ALL MODES=0
/MODE CONTROL REG BIT 2=1
/SET MODE 2, ENABLING CLR LOAD CNT
/AC BIT 4=1, SIMULATE CLR FLOW ON 6134
/TRANSFER PRESET COUNT TO CLOCK COUNTER
/READ THE BUFFER
/SAVE IT
/RESTORE IT
/COMPLEMENT
/SUBTRACT TEST NUMBER
/EQUAL?
/TRANSFER FROM BUFFER TO COUNTER CHANGES BUFFER
/INCREMENT TEST NUMBER

```

ADDS COUNTER DATA JAW THE BUFFER AND AC
/CLR=6187 CLOCK COUNTER TO PRESET REGISTER, THEN PRESET REG TO AC

```

/CLEAR STATUS
/LOAD BUFFER TO 0000
/STOP CLOCK, SET ALL MODES=2
/SET AC 05=1
/SET MODE 2=1, THEREBY CLEARING CLOCK COUNTER
/ENABLE INTERRUPT ON OVERFLOW
/SET AC 7777
/SET BUFFER 7777 AND AC
/READ COUNTER
/SAVE COUNT
/RESTORE IT
/ZERO?
/COUNTER FAILED TO JAW 0000 INTO 7777
/DO TEST 4096 TIMES
/CROSS PAGE REFERENCE TO 15131
/JMP I 15131X
/DOES SIGNAL CLR CNT WORK
/CLR STA 15132,
/CLR CMA CLR RAR
/CLR 05
/CLR CMA CLR RAR
/SET AC=3777
/SET BUFFER TO 3777 (USE 3777 SO WE DON'T SET OVERFLOW FLOP)
/ENABLE LOAD COUNT GATES
/LOAD COUNTER TO 3777 (GENERATE LOAD CNT)
/ZERO MODE 2
/SET AC 05=1
/SET MODE 2, THEREBY GENERATING "CLC CLR CNT"
/READ THE COUNTER
/SAVE IT
/RESTORE IT
/ZERO?
/CLR CNT FAILED TO CLEAR THE COUNTER FROM 3777 TO 0000
/INDIRECT REFERENCE TO 15132
/JMP I 15132A

```

```

0000 0000
0001 0000
0002 0000
0003 0000
0004 0000
0005 0000
0006 0000
0007 0000
0008 0000
0009 0000
0010 0000
0011 0000
0012 0000
0013 0000
0014 0000
0015 0000
0016 0000
0017 0000
0018 0000
0019 0000
0020 0000
0021 0000
0022 0000
0023 0000
0024 0000
0025 0000
0026 0000
0027 0000
0028 0000
0029 0000
0030 0000
0031 0000
0032 0000
0033 0000
0034 0000
0035 0000
0036 0000
0037 0000
0038 0000
0039 0000
0040 0000
0041 0000
0042 0000
0043 0000
0044 0000
0045 0000
0046 0000
0047 0000
0048 0000
0049 0000
0050 0000
0051 0000
0052 0000
0053 0000
0054 0000
0055 0000
0056 0000
0057 0000
0058 0000
0059 0000
0060 0000
0061 0000
0062 0000
0063 0000
0064 0000
0065 0000
0066 0000
0067 0000
0068 0000
0069 0000
0070 0000
0071 0000
0072 0000
0073 0000
0074 0000
0075 0000
0076 0000
0077 0000
0078 0000
0079 0000
0080 0000
0081 0000
0082 0000
0083 0000
0084 0000
0085 0000
0086 0000
0087 0000
0088 0000
0089 0000
0090 0000
0091 0000
0092 0000
0093 0000
0094 0000
0095 0000
0096 0000
0097 0000
0098 0000
0099 0000

```

08CA-0-(b)

UNRECORDED 12-17-77

PALISSA V141

10-001-69

10:55 PAGE 11

FOR ALL NUMBERS TRANSFER BETWEEN THE BUFFER AND COUNTER

15133, CLSA /CLEAR STATUS

CLL /TAB SEND /LOAD AC WITH TEST NUMBER

CLL /TAB SEND /SET BUFFER TO TEST NUMBER

CLL /TAB SEND /SET BUFFER TO TEST NUMBER

CLL /TAB SEND /STOP CLOCK, SET ALL MODES=0

TAB /SET AC 05=1

CLL /GENERATE "CLR CNT"

TAB /SET AC 04=1

CLL /GENERATE "LOAD CNT"

CLL /COUNTER TO AC

LCA /SAVE IT

TAB /RESTORE IT

CIA /COMPLEMENT

TAB /SUBTRACT TEST NUMBER

SZA CLA /EQUAL?

HLT /BUFFER TO COUNTER DATA INTERCHANGE FAILED

SEND /INCREMENT TEST NUMBER

0000 0000
0001 0001
0002 0002
0003 0003
0004 0004
0005 0005
0006 0006
0007 0007
0008 0008
0009 0009
0010 0010
0011 0011
0012 0012
0013 0013
0014 0014
0015 0015
0016 0016
0017 0017
0018 0018
0019 0019
0020 0020
0021 0021
0022 0022
0023 0023
0024 0024
0025 0025
0026 0026
0027 0027
0028 0028
0029 0029
0030 0030
0031 0031
0032 0032
0033 0033
0034 0034
0035 0035
0036 0036
0037 0037
0038 0038
0039 0039
0040 0040
0041 0041
0042 0042
0043 0043
0044 0044
0045 0045
0046 0046
0047 0047
0048 0048
0049 0049
0050 0050
0051 0051
0052 0052
0053 0053
0054 0054
0055 0055
0056 0056
0057 0057
0058 0058
0059 0059
0060 0060
0061 0061
0062 0062
0063 0063
0064 0064
0065 0065
0066 0066
0067 0067
0068 0068
0069 0069
0070 0070
0071 0071
0072 0072
0073 0073
0074 0074
0075 0075
0076 0076
0077 0077
0078 0078
0079 0079
0080 0080
0081 0081
0082 0082
0083 0083
0084 0084
0085 0085
0086 0086
0087 0087
0088 0088
0089 0089
0090 0090
0091 0091
0092 0092
0093 0093
0094 0094
0095 0095
0096 0096
0097 0097
0098 0098
0099 0099
0100 0100

15134, CJS /GET RANDOM NUMBER

RANDOM /LOAD BUFFER RANDOM

SEND /SAVE TEST NUMBER

CLSA /CLEAR CLOCK STATUS

CLL /CLEAR AC

TAB /STOP CLOCK, SET ALL MODES=0

TAB /SET AC 05=1

CLL /GENERATE "CLR CNT"

TAB /SET AC 04=1

CLL /GENERATE "LOAD CNT"

CLL /COUNTER TO AC

LCA /SAVE IT

TAB /RESTORE IT

CIA /COMPLEMENT

TAB /SUBTRACT TEST NUMBER

SZA CLA /EQUAL?

HLT /BUFFER TO COUNTER DATA INTERCHANGE FAILED

SEND /INCREMENT TEST NUMBER

15135, CJS /GET RANDOM NUMBER

RANDOM /LOAD BUFFER RANDOM

SEND /SAVE TEST NUMBER

CLSA /CLEAR CLOCK STATUS

CLL /CLEAR AC

TAB /STOP CLOCK, SET ALL MODES=0

TAB /SET AC 05=1

CLL /GENERATE "CLR CNT"

TAB /SET AC 04=1

CLL /GENERATE "LOAD CNT"

CLL /COUNTER TO AC

LCA /SAVE TEST VALUE

RXED /RESTORE IT

CIA /COMPLEMENT

TAB /SUBTRACT TEST NUMBER

SZA CLA /EQUAL?

HLT /BUFFER TO COUNTER RANDOM DATA INTERCHANGE FAILED

REGA /DO TEST 4096 TIMES

15136, CJS /GET RANDOM NUMBER

RANDOM /LOAD BUFFER RANDOM

SEND /SAVE TEST NUMBER

CLSA /CLEAR CLOCK STATUS

CLL /CLEAR AC

TAB /STOP CLOCK, SET ALL MODES=0

TAB /SET AC 05=1

CLL /GENERATE "CLR CNT"

DOES READING THE COUNTER CHANGE ITS STATE,

10135, JMS /GET RANDOM TEST NUMBER

0137 6135 /SEND IT TO BUFFER

0138 6135 /SAVE IT

0139 6135 /STOP CLOCK, SET ALL MODES=0

0140 6135 /SET AC 05=1

0141 6135 /GENERATE "CLR CNT"

0142 6135 /CLEAR CLOCK STATUS

0143 6135 /SET AC 04=1

0144 6135 /GENERATE "LOAD CNT"

0145 4205 /GET RANDOM NUMBER

0146 4205 /SEND IT TO BUFFER

0147 6135 /GET RANDOM NUMBER

0148 6135 /READ CLOCK COUNTER

0149 4006 /GET RANDOM NUMBER

0150 6135 /SEND IT TO BUFFER

0151 4006 /GET RANDOM NUMBER

0152 6135 /READ CLOCK COUNTER

0153 4006 /GET RANDOM NUMBER

0154 6135 /SEND IT TO BUFFER

0155 4006 /GET RANDOM NUMBER

0156 6135 /READ CLOCK COUNTER

0157 4006 /GET RANDOM NUMBER

0158 6135 /SEND IT TO BUFFER

0159 4006 /GET RANDOM NUMBER

0160 6135 /SEND IT TO BUFFER

0161 4006 /SAVE IT

0162 6135 /RESTORE IT

0163 7441 /COMPLEMENT

0164 3020 /SUBTRACT TEST NUMBER

0165 7042 /EQUAL?

0166 6135 /((CLCA) READ THE COUNTER CHANGES THE COUNTERS STATE

0167 2002 /DU TEST 4095 TIMES

0168 5000 /CROSS PAGE REF TO 15135

CAN THE REF TO COUNTER AND COUNTER TO BUF FUNCTION AT HIGH SPEED

15136, JMS /GET RANDOM NUMBER

0169 6135 /SEND IT TO BUFFER

0170 4006 /SAVE IT

0171 6135 /STOP CLOCK

0172 1000 /SET AC 05=1

0173 6135 /GENERATE "CLR CNT"

0174 6135 /CLEAR CLOCK STATUS

0175 1105 /SET AC 04=1

0176 6135 /GENERATE "LOAD CNT"

0177 6135 /READ COUNTER

0178 6000 /DO THIS 4096 TIMES

0179 3001 /SAVE FINAL NUMBER

0180 3001 /RESTORE IT

0181 7041 /COMPLEMENT

0182 1105 /SUBTRACT TEST NUMBER

0183 7042 /EQUAL?

0184 7042 /THE BUFFER COUNTER BUFFER DATA INTERCHANGE FAILED AT HIGHSPEED

080814-a

MAI DEC 12 1969

PALM

V141

14-OCT-69

10:55 PAGE 13

DOES (LOAD CNT) PERFORM LOGIC OR

```

/SET AC 05=1
/GENERATE "CLR CNT"
/CLEAR CLOCK STATUS
/GET RANDOM TEST NUMBER
/LOAD BUFFER WITH A RANDOM NUMBER
/SAVE IT
/SET AC 04=1
/LOAD COUNTER FROM THE BUFFER REGISTER: GENERATE "LOAD CNT"
/GET TEST NUMBER
/COMPLEMENT
/LOAD BUFFER WITH THE COMPLEMENT OF THE PREVIOUS NUMBER
/SET AC 04=1
/LOAD COUNTER (OR) IN COMPLEMENT OF THE FIRST NUMBER
/READ COUNTER.
/SAVE IT
/RESTORE IT
/CONVERT TO ALL ZEROS FOR TESTING
/ERROR?
/THE (LOAD CNT) SIGNAL FAILED TO "OR" DATA INTO COUNTER
/DO TEST 4096 TIMES
/INDIRECT REF TO T5137X
SKP
T5137X, T5137X
/DEF, OF T5137X

/TEST LOAD CNT GENERATION GATES (CLR CLOCK RATE) MODE 2 (0)
/CLR BUFFER
/CLEAR ALL MODES
/SET AC 05=1
/GEN, "CLR CNT"
/CLEAR STATUS
/GET RANDOM NUMBER
/SEND IT TO BUFFER
/SAVE IT
/STOP CLOCK, SET ALL MODES=0
/SET AC 05=1
/GENERATE "CLR CNT"
/SET ALL MODES=0
/SET AC 04=1
/TRY TO GENERATE "LOAD CNT"
/GET COUNTER
/SAVE IT
/RESTORE IT
/MAS IT ZERO?
/LOAD CNT GATES FUNCTIONED WITH MODE 2=0 IN ERROR
/DO TEST 4096 TIMES

```

```

1011 7228 CLA T5138,
1012 6433 CLAB
1013 6132 CLR
1014 1223 TAD K2130
1015 6132 CLR
1016 6132 CLR
1017 4856 JMS
1018 6132 CLSA
1019 6132 CLR
1020 6132 CLR
1021 3220 DCA
1022 6132 CLR
1023 1023 TAD K0130
1024 6132 CLR
1025 7228 CLA
1026 6132 CLR
1027 1223 TAD K2220
1028 6132 CLR
1029 6132 CLR
1030 6132 CLR
1031 3221 DCA
1032 1223 TAD
1033 7228 CLA
1034 6132 CLR
1035 7228 CLA
1036 2022 REGA

```

1955

MAIL DEC 1955

FALL

1955

1955-1956

1955 PAGE 13-1

CROSS PAGE REF TO 15138

DCM - 1955

080A-0(10)

/MAIL DEC 12 1967

PALM V191

10-OCT-69

10:55 PAGE 14

/TEST LOAD CNT GENERATION GATES (CLR CLOCK RATE) MODE 1(1)

```

/GET RANDOM NUMBER          RANDOM          4220
/SEND IT TO BUFFER         DCA           6133
/SAVE IT                   DCA           3022
/GENERATE "CLR CNT", SET MODE 1 AND 2 = 1
/SET AC 04,05=1           KNOWN          1283
/SAVE IT                   DCA           3021
/TRY TO GENERATE "LOAD CNT"
/READ COUNTER              DCA           3021
/SAVE TEST VALUE          REXD          3021
/RESTORE IT               TAD           1021
/ZERO?                    SZA CLA          7040
/LOAD CNT GATES FUNCTIONED WITH MODE 1=1 IN ERROR
/DO TEST 4296 TIMES       REGA          15139
/GET RANDOM NUMBER          RANDOM          4220
/SEND IT TO BUFFER         DCA           6133
/SAVE IT                   DCA           3022
/GENERATE "CLR CNT", SET MODE 1 AND 2 = 1
/SET AC 04=1              TAD           1021
/SAVE IT                   DCA           3021
/TRY TO GENERATE "LOAD CNT"
/READ COUNTER              DCA           3021
/SAVE TEST VALUE          REXD          3021
/RESTORE IT               TAD           1021
/ZERO?                    SZA CLA          7040
/LOAD CNT GATES FUNCTIONED WITH MODE 1=1 IN ERROR
/DO TEST 4296 TIMES       REGA          15139
/GET RANDOM NUMBER          RANDOM          4220
/SEND IT TO BUFFER         DCA           6133
/SAVE IT                   DCA           3022
/SET AC 04=1              TAD           1021
/SAVE IT                   DCA           3021
/SET MODE 1=1             DCLR          6132
/SET AC 04,05=1          TAD           1021
/SAVE IT                   DCA           3022
/SET MODE 2=1            DCLR          6132
/SET MODE 2=1            DCLR          7040
/DO THIS 4096 TIMES       REGA          15139
/READ COUNTER              DCA           6132
/SAVE IT                   DCA           3021
/RESTORE IT               TAD           1021
/ZERO?                    SZA CLA          7040
/THE MODE REGISTER CAUSES ILLEGAL LOAD COUNTER

```

808A a-d)

GENERAL RATE SHAKING TEST OF THE MODE FLIP FLOPS

GET RANDOM NUMBER	SEND	7000	0000
SEND IT TO BUFFER	SEND	7000	0000
SAVE IT	SEND	7000	0000
GET TEST COUNTER	SEND	7000	0000
ROTATE TWO LEFT	SEND	7000	0000
ROTATE TWO LEFT	SEND	7000	0000
ROTATE TWO LEFT	SEND	7000	0000
ROTATE TWO LEFT	SEND	7000	0000
INSURE THAT MODE 0,1,2=1	SEND	7000	0000
SEND RANDOM NUMBER TO CONTROL REGISTER	SEND	7000	0000
COMPLEMENT	SEND	7000	0000
INSURE THAT MODE 0,1,2=1	SEND	7000	0000
SET TO COMPLEMENT OF THE NUMBER	SEND	7000	0000
DO THIS 4296 TIMES	SEND	7000	0000
GET TEST VALUE FROM BUFFER	SEND	7000	0000
SAVE IT	SEND	7000	0000
RESTORE IT	SEND	7000	0000
COMPLEMENT	SEND	7000	0000
SUBTRACT TEST NUMBER	SEND	7000	0000
EQUAL?	SEND	7000	0000
BUF CHANGED IN ERROR	SEND	7000	0000
READ COUNTER	SEND	7000	0000
SAVE IT	SEND	7000	0000
RESTORE IT	SEND	7000	0000
STILL ZERO?	SEND	7000	0000
COUNTER CHANGED IN ERROR	SEND	7000	0000

12-08(A-D-0)

MAINTENANCE

VALID

V141

10-OCT-69

10:55 PAGE 16-1

1211 2022

1212 5014

1213 7510

1214 1107

TS140X, TS140

EXP

JOB I

TS140X

ISA

REGA

/DO TEST 4096 TIMES

/INDIRECT REF. TO IS142

/DEF. OF TS140X

1215 7000 NOP
/DOES CLSA (6135) CLEAR OVERFLOW FLOP

1216 7500 TSTATA, CLA CLL

/CLEAR ALL MODES

1217 6132 CLLR

/GEN "CLR CNT"

1218 6132 CLLR

/CLEAR CLOCK STATUS

1219 7330 CLA CLL CML BAR

/SET BUF=4000 OCTAL

1220 6134 CLFN

/GEN LOAD CNT

1221 6133 CLAB

/ZERO BUF.

1222 6132 CLLR

/CLEAR ALL MODES

1223 1023 TAD

/SET AC 05=1

1224 6132 CLLR

/GEN "CLR CNT"

1225 7330 CLA CLL

/GET STATUS BIT 0=1

1226 6135 CLSA

/GET STATUS BIT 0=0

1227 7110 SPA CLA

/CLSA FAILED TO CLEAR OVERFLOW FLOP

1228 7402 HLT

/TEST OVERFLOW SKIP

1233 7000 CLA CLL

/CLEAR ALL MODES

1234 1023 TAD

/SET AC 05=1

1235 6132 CLLR

/GEN "CLR CNT"

1236 6135 CLSA

/CLEAR CLOCK STATUS

1237 7330 CLA CLL CML BAR

/SET BUF=4000 OCTAL

1238 6134 CLFN

/GEN LOAD CNT

1239 6133 CLAB

/CLR BUF.

1240 6132 CLLR

/CLEAR ALL MODES

1241 1023 TAD

/AC 05=1

1242 6132 CLLR

/GEN "CLR CNT"

1243 7000 CLA CLL

/CLOCK PRESET DIDN'T 0 OVERFLOW ENABLE

1216 7500
1217 6132
1218 6132
1219 7330
1220 6134
1221 6133
1222 6135
1223 7330
1224 6133
1225 7330
1226 1105
1227 6134
1228 7330
1229 6133
1230 6132
1231 6133
1232 6132
1233 1023
1234 6132
1235 7330
1236 6135
1237 7330
1238 6132
1239 6132
1240 6132
1241 7110
1242 7402
1243 7000
1244 6132
1245 1023
1246 6132
1247 6135
1248 7330
1249 6133
1250 7330
1251 6133
1252 7330
1253 1105
1254 6134
1255 7330
1256 6133
1257 6132
1258 1023
1259 6132
1260 1023
1261 6132
1262 7330
1263 6131
1264 7412
1265 7402

```

/TEST FOR NO INTERRUPT
TAD PNTA
DCA RETURN
1270 0113
1271 7000
1272 0002
1273 7410
1274 7402
/SET INT ENABLE
TAD KAI00
1275 1223
1276 0104
1277 7300
1278 0101
1279 6101
1280 7402
/TEST FOR CLOCK INTERRUPT
TAD PNTB
DCA RETURN
1302 0111
1303 0113
1304 0001
1305 7000
1306 0002
1307 7402
/CLSK FAILED TO SKIP OVERFLOW=1 EN OV INT=1
/TEST FOR CLOCK INTERRUPT
TAD PNTB
DCA RETURN
1322 0111
1323 0113
1324 0001
1325 7000
1326 0002
1327 7402
/CLOCK INT FAILED TO INTERRUPT

```

19-055-47 7.50

```

/TEST WITH FLAG UP ZERO OVERFLOW INT ENABLE
LOC8, LOC9, CLA CLL
CLEN
CLSK
SKP
HLT
/TEST WITH FLAG ZERO OVERFLOW SET
TAD K100
CLEN
CLA CLL
CLLR
/STOP THE CLOCK
CLSA
/READ AND ZERO FLAG
CLA CLL
CLSK
SKP
HLT
/TEST INT OVERFLOW=0
TAD PNTC
DCA RETURN
ION
NOP
JOF
SKP
LOC9, HLT
ISZ REGA
JMP I 1S141B
1326 1112
1327 6113
1328 6001
1329 7002
1330 6001
1331 7002
1332 6002
1333 7410
1334 7410
1335 2022
1336 5555
/ILLEGAL CLOCK INTERRUPT
/DO INTERRUPT TEST 4096 TIMES
/CROSS PAGE REF TO 1S141A

```

TEST4: COUNTER CARRY TESTING
/COUNTER RESET SUCH THAT CLOCK CNT RAISES BIT IN QUESTION
/DOES BIT 11 SET UP

1337 7220 CLA
1340 6132 CLR
1341 6133 CLR
1342 1223 TAD
1343 6132 CLR
1344 6132 CLR
1345 7223 CLA
1346 3022 DCA
1347 3023 DCA
1350 6133 CLAB
1351 1105 TAD
1352 6134 CLFN
1353 7002 CLA CLL
1354 1024 TAD
1355 6132 CLR
1356 6137 CLCA
1357 3021 DCA
1358 1021 TAD
1359 1021 TAD
1361 1025 TAD
1362 7000 SVA CLA
1363 5367 JMP
1364 2222 REGA
1365 5366 JMP
1366 7922 HLT

/MODE 1 100 H2 RATE

/READ COUNTER

/WAIT SOME MORE
/BIT 11 FAILED TO GET SET BY A CLOCK PULSE

/DOES BIT 10 SET UP

1367 7220 CLA
1370 6132 CLR
1371 6133 CLR
1372 1023 TAD
1373 6132 CLR
1374 6132 CLSA
1375 7220 CLA
1376 3022 DCA
1377 1026 TAD
1400 6133 CLAB
1401 3020 DCA
1402 1105 TAD
1403 6134 CLFN
1404 7000 CLA CLL
1405 1024 TAD
1406 6132 CLR
1407 6137 CLCA
1408 3021 DCA
1410 1021 TAD
1411 1021 TAD
1412 1027 M0002
1413 7000 SVA CLA
1414 5220 JMP

MAINTAINED IN 1979
--D8CA-D-(D)
PALIN

1415 2022
1415 2022

VI91
ISX
JMP

1-1
HEB4

12-001-69

12:55 PAGE 20-1

DOES BIT 7 SET UP

1582	CLA	1582
1583	CLR	1582
1584	CLB	1583
1585	TAD	1584
1586	CLR	1585
1587	CLSA	1586
1588	CLA	1587
1589	DOA	1588
1590	REGA	1589
1591	DOA	1590
1592	TAD	1591
1593	CLAB	1592
1594	DOA	1593
1595	SEND	1594
1596	TAD	1595
1597	OLEN	1596
1598	CLA CLL	1597
1599	TAD	1598
1600	KS100	1599
1601	CLLP	1600
1602	CLCA	1601
1603	DOA	1602
1604	FXED	1603
1605	FXED	1604
1606	TAD	1605
1607	M0020	1606
1608	SVA CLA	1607
1609	JMP	1608
1610	REGA	1609
1611	ISZ	1610
1612	JMP	1611
1613	ISZ	1612
1614	JMP	1613
1615	ISZ	1614
1616	JMP	1615
1617	ISZ	1616
1618	JMP	1617
1619	ISZ	1618
1620	JMP	1619
1621	ISZ	1620
1622	JMP	1621
1623	ISZ	1622
1624	JMP	1623
1625	ISZ	1624
1626	JMP	1625
1627	ISZ	1626
1628	JMP	1627
1629	ISZ	1628
1630	JMP	1629
1631	ISZ	1630
1632	JMP	1631
1633	ISZ	1632
1634	JMP	1633
1635	ISZ	1634
1636	JMP	1635
1637	ISZ	1636
1638	JMP	1637
1639	ISZ	1638
1640	JMP	1639
1641	ISZ	1640
1642	JMP	1641
1643	ISZ	1642
1644	JMP	1643
1645	ISZ	1644
1646	JMP	1645
1647	ISZ	1646
1648	JMP	1647
1649	ISZ	1648
1650	JMP	1649
1651	ISZ	1650
1652	JMP	1651
1653	ISZ	1652
1654	JMP	1653
1655	ISZ	1654
1656	JMP	1655
1657	ISZ	1656
1658	JMP	1657
1659	ISZ	1658
1660	JMP	1659
1661	ISZ	1660
1662	JMP	1661
1663	ISZ	1662
1664	JMP	1663
1665	ISZ	1664
1666	JMP	1665
1667	ISZ	1666
1668	JMP	1667
1669	ISZ	1668
1670	JMP	1669
1671	ISZ	1670
1672	JMP	1671
1673	ISZ	1672
1674	JMP	1673
1675	ISZ	1674
1676	JMP	1675
1677	ISZ	1676
1678	JMP	1677
1679	ISZ	1678
1680	JMP	1679
1681	ISZ	1680
1682	JMP	1681
1683	ISZ	1682
1684	JMP	1683
1685	ISZ	1684
1686	JMP	1685
1687	ISZ	1686
1688	JMP	1687
1689	ISZ	1688
1690	JMP	1689
1691	ISZ	1690
1692	JMP	1691
1693	ISZ	1692
1694	JMP	1693
1695	ISZ	1694
1696	JMP	1695
1697	ISZ	1696
1698	JMP	1697
1699	ISZ	1698
1700	JMP	1699

DOES BIT 6 SET UP

1533	CLA	1532
1534	CLR	1533
1535	CLAB	1534
1536	TAD	1535
1537	CLR	1536
1538	CLSA	1537
1539	CLA	1538
1540	DOA	1539
1541	REGA	1540
1542	DOA	1541
1543	TAD	1542
1544	CLAB	1543
1545	DOA	1544
1546	SEND	1545
1547	TAD	1546
1548	OLEN	1547
1549	CLA CLL	1548
1550	TAD	1549
1551	KS100	1550
1552	CLLP	1551
1553	CLCA	1552
1554	DOA	1553
1555	FXED	1554
1556	FXED	1555
1557	TAD	1556
1558	M0040	1557
1559	SVA CLA	1558
1560	JMP	1559
1561	REGA	1560
1562	ISZ	1561
1563	JMP	1562
1564	ISZ	1563
1565	JMP	1564
1566	ISZ	1565
1567	JMP	1566
1568	ISZ	1567
1569	JMP	1568
1570	ISZ	1569
1571	JMP	1570
1572	ISZ	1571
1573	JMP	1572
1574	ISZ	1573
1575	JMP	1574
1576	ISZ	1575
1577	JMP	1576
1578	ISZ	1577
1579	JMP	1578
1580	ISZ	1579
1581	JMP	1580
1582	ISZ	1581
1583	JMP	1582
1584	ISZ	1583
1585	JMP	1584
1586	ISZ	1585
1587	JMP	1586
1588	ISZ	1587
1589	JMP	1588
1590	ISZ	1589
1591	JMP	1590
1592	ISZ	1591
1593	JMP	1592
1594	ISZ	1593
1595	JMP	1594
1596	ISZ	1595
1597	JMP	1596
1598	ISZ	1597
1599	JMP	1598
1600	ISZ	1599
1601	JMP	1600
1602	ISZ	1601
1603	JMP	1602
1604	ISZ	1603
1605	JMP	1604
1606	ISZ	1605
1607	JMP	1606
1608	ISZ	1607
1609	JMP	1608
1610	ISZ	1609
1611	JMP	1610
1612	ISZ	1611
1613	JMP	1612
1614	ISZ	1613
1615	JMP	1614
1616	ISZ	1615
1617	JMP	1616
1618	ISZ	1617
1619	JMP	1618
1620	ISZ	1619
1621	JMP	1620
1622	ISZ	1621
1623	JMP	1622
1624	ISZ	1623
1625	JMP	1624
1626	ISZ	1625
1627	JMP	1626
1628	ISZ	1627
1629	JMP	1628
1630	ISZ	1629
1631	JMP	1630
1632	ISZ	1631
1633	JMP	1632
1634	ISZ	1633
1635	JMP	1634
1636	ISZ	1635
1637	JMP	1636
1638	ISZ	1637
1639	JMP	1638
1640	ISZ	1639
1641	JMP	1640
1642	ISZ	1641
1643	JMP	1642
1644	ISZ	1643
1645	JMP	1644
1646	ISZ	1645
1647	JMP	1646
1648	ISZ	1647
1649	JMP	1648
1650	ISZ	1649
1651	JMP	1650
1652	ISZ	1651
1653	JMP	1652
1654	ISZ	1653
1655	JMP	1654
1656	ISZ	1655
1657	JMP	1656
1658	ISZ	1657
1659	JMP	1658
1660	ISZ	1659
1661	JMP	1660
1662	ISZ	1661
1663	JMP	1662
1664	ISZ	1663
1665	JMP	1664
1666	ISZ	1665
1667	JMP	1666
1668	ISZ	1667
1669	JMP	1668
1670	ISZ	1669
1671	JMP	1670
1672	ISZ	1671
1673	JMP	1672
1674	ISZ	1673
1675	JMP	1674
1676	ISZ	1675
1677	JMP	1676
1678	ISZ	1677
1679	JMP	1678
1680	ISZ	1679
1681	JMP	1680
1682	ISZ	1681
1683	JMP	1682
1684	ISZ	1683
1685	JMP	1684
1686	ISZ	1685
1687	JMP	1686
1688	ISZ	1687
1689	JMP	1688
1690	ISZ	1689
1691	JMP	1690
1692	ISZ	1691
1693	JMP	1692
1694	ISZ	1693
1695	JMP	1694
1696	ISZ	1695
1697	JMP	1696
1698	ISZ	1697
1699	JMP	1698
1700	ISZ	1699

/BIT 7 FAILED TO GET SET BY COUNTING

PRINT & FAILED TO GET SET BY COUNTING

10:55 PAGE 22-1

12-OCT-69

1141

PALIS

1969 10-22

1969 DEC 22 1969

DE C - P - (C)

11 - DEC 42 - 69
/MAI DEC 42 - 69
PALIS

W141

12-201-69

10:55 PAGE 23-1

7811 4 FAILED TO GET SET BY COUNTING

1969 7002

HLT

12-18-69
/MAI:DEC 12-18-69

1029 03-2
1077 7472

JMP 1
HLT

VI41
10-OCT-69

10:55 PAGE 24-1

/BIT 2 FAILED TO GET SET BY COUNTING

MAINTENANCE - D - (D)
PARTS

1141

12-OCT-69

10:55 PAGE 25-1

/BIT 8 FAILED TO GET SET BY COUNTING

TESTS: DOES COUNTER COUNT NORMALLY AND AT ALL RATES

FOR ALL (000) RATES FUNCTIONS

2012	1124	TAD	4100	
2013	6132	CLR		
2014	7002	CLA		
2015	6135	CLA		
2016	7102	SMA		
2017	6215	JMP		
2018	1116	TAD	4200	
2019	6132	CLR		
2020	7002	CLA		
2021	6135	CLA		
2022	7002	CLA		
2023	6135	CLA		
2024	7102	SMA		
2025	6223	JMP		
2026	1117	TAD	4300	
2027	6132	CLR		
2028	7002	CLA		
2029	6135	CLA		
2030	7002	CLA		
2031	6135	CLA		
2032	7102	SMA		
2033	6231	JMP		
2034	1128	TAD	4700	
2035	6135	CLA		
2036	7002	CLA		
2037	1121	TAD	44100	
2038	6132	CLR		
2039	7002	CLA		
2040	6135	CLA		
2041	7002	CLA		
2042	6135	CLA		
2043	7102	SMA		
2044	6232	JMP		
2045	1124	TAD	45100	
2046	6132	CLR		
2047	7002	CLA		
2048	6135	CLA		
2049	7102	SMA		
2050	6232	JMP		
2051	1124	TAD	40220	
2052	6134	OLEN		
2053	7102	CLA		
2054	1124	TAD	40220	
2055	6134	OLEN		
2056	7102	CLA		
2057	1147	TAD	46000	
2058	6132	CLR		
2059	7002	CLA		
2060	6135	CLA		
2061	7002	CLA		
2062	6135	CLA		
2063	7102	SMA		
2064	6232	JMP		

/SET AC 07=1
/ENABLE INPUT CHANT
/SET INPUT RATE CHANT=60HZ

/SET 100 CPS RATES

/PRESET THE CLOCK
/FOR 100 CPS TEST
/SET 1KC RATE

/SET 10KC RATE

/WAIT FOR OVERFLOW

/SET 100KC RATE

/WAIT FOR OVERFLOW

/READ STATUS

/SET 400KC RATE


```

/TEST INPUT CHANNEL INTERRUPT CHAN 3
/
1208 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272
PNTI, TAD AND KX001 CLEN CLM CLM CLM CLM CLM CLM CLM CLM CLM CLM CLM CLM CLM CLM CLM CLM CLM CLM CLM CLM CLM
DCA RETURN TAD KX003 DCA RETURN TAD PNTI DCA RETURN TAD PNTI DCA RETURN TAD PNTI DCA RETURN TAD PNTI
/SET UP INTERRUPT RETURN
/MAIT
/NO INTERRUPT
/CLEAR INTERRUPT ENABLE
LOCH, AND KX001 CLEN CLM CLM CLM CLM CLM CLM CLM CLM CLM CLM CLM CLM CLM CLM CLM CLM CLM CLM CLM CLM CLM
1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292
CLEN CLM CLM CLM CLM CLM CLM CLM CLM CLM CLM CLM CLM CLM CLM CLM CLM CLM CLM CLM CLM CLM CLM
/CLEAR CLOCK STATUS
SKP CLA HLT
LOCI, HLT
1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314
SKP CLA HLT
/INTERRUPT IN ERROR

```


TEST OF INPUT CHANNEL #3
KNABS OF CHAN1, CHAN2, CHAN3 SET TO L1NFRD

/CLEAR STATUS

14RT04, CLSA

CLSA CLL

CLLR

TAD

K0003

CLEN

CLA

CLSK

JMP *-2

CLSA

DCA RXED

CIA

TAD K0002

SZA CLA

HLT

/ENABLE CHAN3 INPUT AND INTER.

/CLEAR ALL MODES

/SKIP ON CLOCK INTER.

/WAIT

/GET CLOCK STATUS

/SAVE IT

/RESTORE IT

/INTERRUPT BUT CHAN 1

/EVENT HOP NOT SET

TEST OF INPUT CHANNEL 2

2334

CLSA

CLSA CLL

CLLR

TAD K0014

CLEN

CLA

CLSK

JMP *-2

CLSA

DCA RXED

CIA

TAD K0010

SZA CLA

HLT

/CLEAR STATUS

/ZERO ALL MODES

/ENABLE CHAN. 2 INPUT AND

/INTERRUPT FLOPS

/CHECK FOR CLOCK INTER.

/WAIT

/GET STATUS

/SAVE IT

/RESTORE IT

/INTERRUPT BUT CHAN 2

/EVENT FLOP NOT SET

TEST OF INPUT CHAN 1

2333

CLSA

CLSA CLL

CLLR

TAD K0000

CLEN

CLA

CLSK

JMP *-2

CLSA

DCA RXED

CIA

TAD K0040

SZA CLA

/CHECK FOR CLOCK INTER.

/WAIT

/GET CLDK STATUS

/SAVE IT

/RESTORE IT

/CLEAR ALL MODES

/ENAB. CHAN1 INPUT

/AND INTER.

2332

2331

2330

2329

2328

2327

2326

2325

2324

2323

2322

2321

2320

2319

2318

2317

2316

2315

2314

2313

2312

2311

2310

2309

2308

2307

2306

2305

2304

2303

2302

2301

2300

2299

2298

2297

2296

2295

2294

2293

2292

2291

2290

2289

2288

2287

2286

2285

2284

2283

2282

2281

2280

2279

2278

2277

2276

2275

2274

2273

2272

2271

2270

2269

2268

2267

2266

2265

2264

2263

2262

2261

2260

2259

2258

2257

2256

2255

2254

2253

2252

2251

2250

2249

2248

2247

2246

2245

2244

2243

2242

2241

2240

/INTER. BUT CHAN 1 EVENT
/FLOP NOT SET

/DC TEST 128 TIMES
/INDIRECT REF. TO IP104

2377	2057	OMP I	IP104
2376	2056	SEA CLA	
2375	2055	TAD	REGA
2374	2054	OGA	REGA
2373	2053	TAN	REGA
2372	2052	TAD	REGA

2473 7200
 2474 6102
 2475 1106
 2476 6102
 2477 6141
 2500 0011
 2501 0004
 2502 0102
 2503 0002
 2504 3028
 2505 6141
 2506 0101
 2507 1028
 2510 0100
 2511 0004
 2512 0100
 2513 0002
 2514 3021
 2515 1021
 2516 7441
 2517 1028
 2527 7042
 2528 7440
 2529 3021
 2527 1021

TSM1,
 /SAS
 /CHECK THAT MODE 2(2),1(1),2(1) DO NOT AFFECT
 /GROSS PAGE REF TO TSM

2473 7000
 2474 6102
 2475 1106
 2476 6102
 2477 6141
 2478 7440
 2479 7048
 2480 7440
 2481 1028
 2482 7441
 2483 3021
 2484 1021
 2485 7441
 2486 1028
 2487 6102
 2488 0100
 2489 6102
 2490 7440
 2491 7440
 2492 6102
 2493 7440
 2494 7440
 2495 6102
 2496 7440
 2497 7440
 2498 6102
 2499 6102
 2500 0011
 2501 0004
 2502 0102
 2503 0002
 2504 3028
 2505 6141
 2506 0101
 2507 1028
 2510 0100
 2511 0004
 2512 0100
 2513 0002
 2514 3021
 2515 1021
 2516 7441
 2517 1028
 2527 7042
 2528 7440
 2529 3021
 2527 1021

/SET BUFF=4002
 /LOAD CTN FROM BUF
 /CLR BUF
 /CLEAR ALL MODES
 /SET OVERFLOW MODE 0(1)
 /ENTER LINC MODE
 /SAMPLE KNOB 0
 /ENTER PDP-8 MODE
 /STORE
 /RESTORE
 /CONVERSION NOT INITIATED BY OVFL0
 /DO TEST 4096 TIMES
 /GROSS PAGE REF TO TSM
 /CHECK THAT MODE 2(2),1(1),2(1) DO NOT AFFECT
 /SAS
 /ZERO ALL MODES
 /MODE 1(1),2(1),0(0)
 /ENTER LINC MODE
 /ZERO SPEC. IN. REG.
 /SAMPLE KNOB 0
 /SAMPLE KNOB 1
 /SET FAST SAM FLOP
 /GET KNOB 1 SETTING
 /ENTER PDP MODE
 /STORE
 /RECEIVE
 /COMPARE
 /FAST SAM NOT SET
 /ENTER LINC MODE
 /READ KNOB 0
 /ENTER PDP MODE
 /STORE
 /RESTORE

/DOES TO PRESET CLEAR C/P/0, ENABLES, RATES AND MODES

/PROGRAMMED TO PRESET USED

/IS COUNTER WORKING

```

2608 7400 CLR          /CLEAR AC
2607 6800 CLR          /CLEAR ALL MODES
2606 6800 CLR          /CLEAR ALL ENABLES
2605 1117 TAD         /SET RATE=10KHZ
2604 6100 CLCA
2603 6100 CLCA
2602 3020 DCA         /READ COUNTER
2601 1147 TAD         /STORE
2599 5999 JMP         /WAIT LOOP 4.92 MSEC
2598 6137 CLCA       /READ COUNTER AGAIN
2597 7041 CIA        /COMPARE
2596 1020 TAD        /COMPARE
2595 7047 SZA CLA
2594 7410 SKP
2593 7410 HLT
2592 6191 LINC
2591 1020 LDAL
2590 0020 0020
2589 0024 ESF
2588 2022 PDP
2587 6137 CLCA
2586 3020 DCA         /GET COUNTER
2585 1147 TAD        /STORE
2584 7000 NOP
2583 7000 NOP
2582 7000 NOP
2581 7000 NOP
2580 7000 NOP
2579 5072 JMP        /WAIT LOOP 4.92 MSEC
2578 7440 SZA
2577 7001 IAD
2576 5999 JMP        /READ COUNTER AGAIN
2575 6137 CLCA       /COMPARE
2574 7041 CIA        /COMPARE
2573 1020 TAD        /COMPARE
2572 7001 IAD
2571 7001 NOP
2570 7000 NOP
2569 7000 NOP
2568 1147 TAD        /SET RATE=10KHZ
2567 6100 CLCA
2566 3020 DCA         /READ COUNTER
2565 1147 TAD        /STORE
2564 6137 CLCA       /GET COUNTER
2563 2022 PDP
2562 0024 ESF
2561 0020 0020
2560 0024 ESF
2559 2022 PDP
2558 6137 CLCA
2557 3020 DCA         /GET COUNTER
2556 1147 TAD        /STORE
2555 7000 NOP
2554 7000 NOP
2553 7000 NOP
2552 7000 NOP
2551 6137 CLCA       /READ COUNTER AGAIN
2550 5999 JMP        /WAIT LOOP 4.92 MSEC
2549 7440 SZA
2548 7001 IAD
2547 7440 SZA
2546 5999 JMP        /READ COUNTER AGAIN
2545 6137 CLCA       /COMPARE
2544 7041 CIA        /COMPARE
2543 1020 TAD        /COMPARE
2542 7047 SZA CLA
2541 7410 SKP
2540 7410 HLT
2602 6192 CLR          /CLEAR ALL MODES
2601 7402 HLT

```

/NOW DO IO PRESET CHECK IF RATE BITS 1,2 CLEAR /WITH RATE BITS 1+2 SET /COUNTER NOT WORKING

/DO IO PRESET /ENTER POP MODE /GET COUNTER /STORE /ENTER LINC MODE

/WAIT LOOP 4.92 MSEC /READ COUNTER AGAIN /COMPARE /IO PRESET FAILED TO /CLEAR RATE BITS 1,2 /CLEAR ALL MODES

FROM CHECK RATE BIT 0
FIRST SEE IN COUNT WORKS AT 1KHZ RATE

2641	CLR	
2642	CLR	
2643	CLR	
2644	CLR	
2645	CLR	
2646	CLR	
2647	CLR	
2648	CLR	
2649	CLR	
2650	CLR	
2651	CLR	
2652	CLR	
2653	CLR	
2654	CLR	
2655	CLR	
2656	CLR	
2657	CLR	
2658	CLR	
2659	CLR	
2660	CLR	
2661	CLR	
2662	CLR	
2663	CLR	
2664	CLR	
2665	CLR	
2666	CLR	
2667	CLR	
2668	CLR	
2669	CLR	
2670	CLR	
2671	CLR	
2672	CLR	
2673	CLR	
2674	CLR	
2675	CLR	
2676	CLR	
2677	CLR	
2678	CLR	
2679	CLR	
2680	CLR	
2681	CLR	
2682	CLR	
2683	CLR	
2684	CLR	
2685	CLR	
2686	CLR	
2687	CLR	
2688	CLR	
2689	CLR	
2690	CLR	
2691	CLR	
2692	CLR	
2693	CLR	
2694	CLR	
2695	CLR	
2696	CLR	
2697	CLR	
2698	CLR	
2699	CLR	
2700	CLR	
2701	CLR	
2702	CLR	
2703	CLR	
2704	CLR	
2705	CLR	
2706	CLR	
2707	CLR	
2708	CLR	
2709	CLR	
2710	CLR	
2711	CLR	
2712	CLR	
2713	CLR	
2714	CLR	
2715	CLR	
2716	CLR	
2717	CLR	
2718	CLR	
2719	CLR	
2720	CLR	
2721	CLR	
2722	CLR	
2723	CLR	
2724	CLR	
2725	CLR	
2726	CLR	
2727	CLR	
2728	CLR	
2729	CLR	
2730	CLR	
2731	CLR	
2732	CLR	
2733	CLR	
2734	CLR	
2735	CLR	
2736	CLR	
2737	CLR	
2738	CLR	
2739	CLR	
2740	CLR	
2741	CLR	
2742	CLR	
2743	CLR	
2744	CLR	
2745	CLR	
2746	CLR	
2747	CLR	
2748	CLR	
2749	CLR	
2750	CLR	
2751	CLR	
2752	CLR	
2753	CLR	
2754	CLR	
2755	CLR	
2756	CLR	
2757	CLR	
2758	CLR	
2759	CLR	
2760	CLR	
2761	CLR	
2762	CLR	
2763	CLR	
2764	CLR	
2765	CLR	
2766	CLR	
2767	CLR	
2768	CLR	
2769	CLR	
2770	CLR	
2771	CLR	
2772	CLR	
2773	CLR	
2774	CLR	
2775	CLR	
2776	CLR	
2777	CLR	
2778	CLR	
2779	CLR	
2780	CLR	
2781	CLR	
2782	CLR	
2783	CLR	
2784	CLR	
2785	CLR	
2786	CLR	
2787	CLR	
2788	CLR	
2789	CLR	
2790	CLR	
2791	CLR	
2792	CLR	
2793	CLR	
2794	CLR	
2795	CLR	
2796	CLR	
2797	CLR	
2798	CLR	
2799	CLR	
2800	CLR	

/CLEAR AC
 /CLEAR ALL MODES
 /CLEAR ENABLES
 /SET RATE=1KHZ
 /READ COUNTER
 /WAIT LOOP 16 MSEC
 /COMPARE
 /COUNTER NOT WORKING
 /WITH RATE BIT 0 SET
 /NOX DO 10 PRESET AND SEE IF BIT 1 CLEARD
 /ENTER LINC MODE
 /DO 10 PRESET
 /ENTER PDP MODE
 /READ COUNTER
 /STORE
 /WAIT 16 MSEC
 /READ COUNTER AGAIN
 /COMPARE
 /RATE BIT 0 SET AFTER 10
 /PRESET
 /DOES OVERFLOW AND OVFL0 INT, FLOP
 /CLEAR WITH 10 PRESET
 TON12, CLA
 /CLEAR AC
 /CLEAR ALL MODES
 /SET MODE 2(1)
 /CLEAR STATUS
 /SET BUF TO 4000
 /LOAD COUNTER
 /ZERO BUF
 /CLEAR ALL MODES

12:55 PAGE 36-1

12-OCT-69

12:55

TAO K0100
V141
PAL10

2892 1425
2893 6102
2894 6101
2895 6100
2896 6100
2897 6100
2898 6100
2899 6100
2900 6100
2901 6100
2902 6100
2903 6100
2904 6100
2905 6100
2906 6100
2907 6100
2908 6100
2909 6100
2910 6100

TAO
CLLR
LINC
L041
0220
ESF
POP
CLSA

/GEN "CLR CNT"
/ENTER LINC MODE

/SO IO PRESET

/ENTER PDP MODE
/GET STATUS

/OVFLD STILL SET AFTER IO

/PRESET

/TEST OVFLD INT ENABLE

/CLEAR AC

/SET MODE 2(1)

/CLEAR STATUS

/SET BUF PRESET REG.

K4900

TAD

CLA

CLSA

CLLR

CLA

TAD

CLA

CLLR

CLA

TAD

CLA

CLLR

CLA

K0200

TAD

CLA

CLSA

CLLR

CLA

TAD

CLA

CLLR

CLA

TAD

CLA

CLLR

CLA

TAD

CLA

CLLR

/LOAD CNT WITH 4000

K0100

TAD

CLA

CLSA

CLLR

CLA

TAD

CLA

CLLR

CLA

TAD

CLA

CLLR

CLA

TAD

CLA

CLLR

CLA

TAD

CLA

/SET INT

/ENTER LINE MODE

/DO IO PRESET

/ENTER PDP MODE

/CLEAR ALL MODES

/GEN.

/OVFLD INTER.

/SET AFTER IO PRESET

/DOES IO PRESET CLEAR INPUT ENABLE FLOPS

HLT

SKP

CLSK

CLLR

TAD

CLA

CLLR

CLA

TAD

CLA

CLLR

CLA

TAD

CLA

CLLR

CLA

TAD

CLA

CLLR

CLA

TAD

CLA

CLLR

CLA

TAD

CLA

CLLR

CLA

TAD

CLA

/ENABLE INPUTS TO ALL CHAN

/CLEAR STATUS

/ENTER LINE MODE

/DO IO PRESET

/ENTER PDP MODE

/SIMULATE INPUTS ON ALL CHAN

K0077

CLLR

CLA

TAD

CLA

CLLR

CLA

TAD

CLA

CLLR

CLA

TAD

CLA

CLLR

CLA

TAD

CLA

CLLR

CLA

TAD

CLA

CLLR

CLA

TAD

CLA

CLLR

CLA

TAD

CLA

CLLR

CLA

TAD

CLA

2726

2727

2728

2729

2730

2731

2732

2733

2734

2735

2736

2737

2738

2739

2740

2741

2742

2743

2744

2745

2746

2747

2748

2749

2750

2751

2752

2753

2754

2755

2756

2757

2758

K0077

K0077

K0100

K0100

K0200

K4900

K0100

/SIM INPUTS ON ALL CHAN

/GET STATUS

/STATUS NOT ZERO

/IO PRESET FAILED TO CLEAR

/ENABLES=AC CONTAINS STATUS

/CLEAR AC

/DOES IO PRESET CLEAR MODE 2

/CLEAR MODES

/SET MODE 2(1) - CLR CNT

/ENTER LINC MODE

/DO IO PRESET

/ENTER POP MODE

/LOAD BUF WITH 5555

K2200

/GEN LOAD CNT

/LOAD CNT TO AC

/MODE 2 NOT CLEARED

/BY IO PRESET

/IF RIGHT SM BIT 2(1)

/SKIP FAST SAM TEST

/CLEAR ALL MODES

/ENTER LINC MODE

/READ KNOB 0

INDEX

SEND

/READ KNOB 1

/ENTER POP MODE

2743 7.72 NOP
 2744 7.82 NOP
 2745 7.92 NOP
 2746 7.00 RJP
 2747 7.00 NOP
 2750 7.00 NOP
 2751 6.52 CLR
 2752 7.22 NOP
 2753 7.00 NOP
 2754 7.00 NOP
 2755 7.00 NOP
 2756 7.00 NOP
 2757 7.00 NOP
 2760 7.00 CLA
 2761 6.52 CLSA
 2762 7.40 SZA
 2763 7.02 HLT
 2764 7.20 CLA
 2765 6.52 CLAB
 2766 6.52 CLR
 2767 6.52 CLR
 2768 1.02 TAD
 2769 6.52 CLR
 2770 6.52 CLR
 2771 6.41 LINC
 2772 1.02 LDAI
 2773 0.02
 2774 0.04 ESF
 2775 0.02 POP
 2776 7.00 CLA
 2777 1.50 TAD
 2778 6.52 CLAB
 2779 6.52 CLA
 2780 1.02 TAD
 2781 1.02 TAD
 2782 1.02 TAD
 2783 6.52 CLEN
 2784 6.52 CLCA
 2785 7.10 SPA
 2786 7.40 HLT
 2787 7.24 OSR
 2788 7.00 RTL
 2789 7.51 SPA
 2790 5.54 JMP
 2791 7.00 CLA
 2792 6.52 CLLR
 2793 6.41 LINC
 2794 0.10 SAMR
 2795 0.02 POP
 2796 3.02 DCA
 2797 6.41 LINC
 2798 0.10 SAM1
 2799 0.02 POP
 2800 6.41 LINC
 2801 0.10 SAM1
 2802 0.02 POP

/DOES IO PRESET CLEAR MODE 0

10:55:55 AM
10-DEC-69 12-0977

PAGE 38-1

VI41

10-OCT-69

10:55

PAGE 38-1

3024 7220
3025 1145
3026 6132
3027 6141

CLA
TAD
CLER
LINC

K2422

/SET MODE P(1)
/ENTER LINC MODE

LDI	1222	3282
LDI	1222	3281
ESF	1222	3282
LDI	1222	3283
LDI	1222	3284
ESF	1222	3285
ESF	1222	3286
SAM0	1222	3287
PDP	1222	3288
CIA	7241	3289
TAD	1222	3290
SZA CLA	7240	3291
SKP	7410	3292
HLT	7902	3293
HLT	7902	3294
LINC	6141	3295
SAM0	1200	3296
PDP	1202	3297
CIA	7241	3298
TAD	1222	3299
SZA CLA	7240	3300
SKP	7410	3301
HLT	7902	3302
HLT	7902	3303
LINC	6141	3304
SAM0	1200	3305
PDP	1202	3306
CIA	7241	3307
TAD	1222	3308
SZA CLA	7240	3309
SKP	7410	3310
HLT	7902	3311
HLT	7902	3312
LINC	6141	3313
SAM0	1200	3314
PDP	1202	3315
ESF	1222	3316
ESF	1222	3317
LDI	1222	3318
LDI	1222	3319
ESF	1222	3320
ESF	1222	3321
LDI	1222	3322
LDI	1222	3323
ESF	1222	3324
ESF	1222	3325
LDI	1222	3326
LDI	1222	3327
ESF	1222	3328
ESF	1222	3329
PDP	1222	3330

INDEX,

REGA

JMP I

TCNT2A

SEND

SEND

/DO IO PRESET

/MODE 0 NOT CLEARED

/DO TEST 4096 TIMES

/CROSS PAGE RER TO TCNT2

/FAST SAM NOT SET

/ENTER LINC MODE

/READ KNOB 0

/ENTER PDP MODE

/FAST SAM NOT SET

/ENTER LINC MODE

/READ KNOB 1-FAST S. MODE

/ENTER PDP MODE

/ENABLE FAST SAM

/DO IO PRESET

```

3894 7222 CLA /DOES MODE 1(1) *OK
3895 6132 CLR /CLEAR ALL MODES
3896 6133 CLAB /CLEAR BUF
3897 4856 JMS /GET RANDOM NUM
3898 3822 DCA /SEND RANDOM NUM TO BUF
3899 3823 CLAB
3900 7220 CLA
3901 1023 TAD
3902 6132 CLR /CLR CNT"
3903 6132 CLR /GEN "CLR CNT"
3904 6132 CLR /CLEAR CLOCK STATUS
3905 7220 CLA
3906 6132 CLR /SET MODE BIT 1(1)
3907 7220 CLA
3908 6132 CLR /CLEAR BUF
3909 1123 TAD
3910 6134 CLEN /ENABLE INPT 1 AND INT CHAN1
3911 6134 CLEN /SKP ON CLOCK INT
3912 5827 JMP *-1
3913 6135 CLSA /CLEAR STATUS
3914 7220 CLA
3915 7220 NOP
3916 6136 CLBA /GET BUF
3917 7241 CIA /COMPARE
3918 1022 TAD
3919 7942 SEA CLA /CHAN 1 INPUT FAILED TO CAUSE CNT TO BUF TRANSFER
3920 7942 HLT /CLEAR ENABLES
3921 6134 CLEN /CLEAR CLOCK STATUS
3922 6135 CLSA /CLEAR STATUS
3923 7220 CLA
3924 6136 CLBA /CLEAR BUF
3925 1121 TAD
3926 6134 CLEN /ENABLE CHAN 2 INPUT AND INT
3927 6131 CLSK /SKP ON CLOCK INT
3928 5827 JMP *-1
3929 6135 CLSA /CLEAR STATUS
3930 7220 NOP
3931 7220 NOP
3932 6136 CLBA /GET BUF
3933 7241 CIA /COMPARE
3934 1022 TAD
3935 7942 SEA CLA /CHAN 2 INPUT FAILED TO CAUSE CNT TO BUF TRANSFER
3936 7942 HLT /CLEAR ENABLES
3937 6134 CLEN /CLEAR STATUS
3938 6135 CLSA /CLEAR BUF
3939 7220 CLA
3940 6136 CLBA /CLEAR BUF
3941 7220 CLA
3942 6136 CLBA /CLEAR STATUS
3943 7220 NOP
3944 7220 NOP
3945 6136 CLBA /GET BUF
3946 7241 CIA /COMPARE
3947 1022 TAD
3948 7942 SEA CLA /CHAN 2 INPUT FAILED TO CAUSE CNT TO BUF TRANSFER
3949 7942 HLT /CLEAR ENABLES
3950 6134 CLEN /CLEAR STATUS
3951 6135 CLSA /CLEAR BUF
3952 7220 CLA
3953 7220 NOP
3954 6136 CLBA /CLEAR BUF
3955 7220 NOP
3956 6136 CLBA /CLEAR STATUS
3957 7220 NOP
3958 6136 CLBA /CLEAR STATUS
3959 7220 NOP
3960 6136 CLBA /CLEAR STATUS
3961 7220 NOP
3962 6136 CLBA /CLEAR STATUS
3963 7220 NOP
3964 6136 CLBA /CLEAR STATUS
3965 7220 NOP
3966 6136 CLBA /CLEAR STATUS
3967 7220 NOP
3968 6136 CLBA /CLEAR STATUS
3969 7220 NOP
3970 6136 CLBA /CLEAR STATUS
3971 7220 NOP
3972 6136 CLBA /CLEAR STATUS
3973 7220 NOP
3974 6136 CLBA /CLEAR STATUS
3975 7220 NOP
3976 6136 CLBA /CLEAR STATUS
3977 7220 NOP
3978 6136 CLBA /CLEAR STATUS
3979 7220 NOP
3980 6136 CLBA /CLEAR STATUS
3981 7220 NOP
3982 6136 CLBA /CLEAR STATUS
3983 7220 NOP
3984 6136 CLBA /CLEAR STATUS
3985 7220 NOP
3986 6136 CLBA /CLEAR STATUS
3987 7220 NOP
3988 6136 CLBA /CLEAR STATUS
3989 7220 NOP
3990 6136 CLBA /CLEAR STATUS
3991 7220 NOP
3992 6136 CLBA /CLEAR STATUS
3993 7220 NOP
3994 6136 CLBA /CLEAR STATUS
3995 7220 NOP
3996 6136 CLBA /CLEAR STATUS
3997 7220 NOP
3998 6136 CLBA /CLEAR STATUS
3999 7220 NOP
4000 6136 CLBA /CLEAR STATUS

```


3200 1000
3200 7000
3200 7000
3200 6000

15 - DEC 1969
/MAIL DEC 18 1969

VIEN 18-OCT-69

10:55 PAGE 41-1

140 SEND

STX CUA

MT

CLRD

/COMPARE

/CHAN 2 INPUT FAILED TO CAUSE CNT TO BUF TRANSFER
/CLEAR ENABLES

6159	CLSA	6159
7441	CLA	7441
6105	CLAB	6105
1013	TAD	1013
8104	CLCA	8104
6131	CLSK	6131
5445	JMP	5445
6107	CLBA	6107
7277	CLM	7277
7278	NOP	7278
7279	NOP	7279
8206	CLBA	8206
7661	CIA	7661
8205	TAD	8205
1822	SEND	1822
7998	SZA CLA	7998
7412	HLT	7412
6137	CLCA	6137
7644	SZA CLA	7644
7472	HLT	7472
8273	NOP	8273
7288	NOP	7288
8274	RAI	8274
7118	SPA CLA	7118
5868	JMP	5868
6191	LINE	6191
1823	LOAD	1823
8313	2313	8313
8072	PDP	8072
6446	TLS	6446
6447	TLS	6447
8276	TSF	8276
8277	JMP	8277
7289	CLA	7289
1827	TAD	1827
7381	IAO	7381
3827	DCA	3827
1827	TAD	1827
7281	CIA	7281
1124	TAD	1124
7447	SZA CLA	7447
5868	JMP	5868
3818	DCA	3818
3827	DCA	3827
7404	OSK	7404
7118	SPA CLA	7118
5868	JMP	5868
1144	WHISTLE, TAD	1144
7428	SNL	7428
5018	JMP	5018
7108	CLL	7108
1826	TAD	1826
1145	TAD	1145
8242	K242	8242
7428	SNL	7428
5324	JMP	5324

WHISTLE ROUTINE

IF BIT 0(1) SUPPRESS END OF TEST WHISTLE

TYPE LETTER K

IF RIGHT SWITCHES BIT 1(1) SUPPRESS PRINTING OF K

CHAN3 INPUT FAILED TO CLEAR CNT

CHAN 3 INPUT FAILED TO CAUSE CNT TO BUF TRANSFER

GET BUF

COMPARE

CLEAR CLOCK STATUS

ENABLES CHAN3 INPUT AND INT

CLEAR BUF

11-08-69 - D- (11)

MAILED 12-09-69

FALL

WEEK

10-OCT-69

10:55

PAGE 42-1

3300 1000
3300 5000
3300 6000
3300 6100

COPI

1000

WEEK
WEEK
WEEK

MAILED 22-0077 - D.C. - D. (D)

V141

18-OCT-69

10:55 PAGE 43

3500 1 21
3552 0 22
3553 7 23
3554 8 24
3555 9 25

5

LDAI
WZ20
ESF
ROR
JAP 177

/OO IO PRESET

7700
7600
7500
7400
7300
7200
7100
7000
6900
6800
6700
6600
6500
6400
6300
6200
6100
6000
5900
5800
5700
5600
5500
5400
5300
5200
5100
5000
4900
4800
4700
4600
4500
4400
4300
4200
4100
4000

0122 40044
 0123 40044
 0124 40044
 0125 40044
 0126 40044
 0127 40044
 0128 40044
 0129 40044
 0130 40044
 0131 40044
 0132 40044
 0133 40044
 0134 40044
 0135 40044
 0136 40044
 0137 40044
 0138 40044
 0139 40044
 0140 40044
 0141 40044
 0142 40044
 0143 40044
 0144 40044
 0145 40044
 0146 40044
 0147 40044
 0148 40044
 0149 40044
 0150 40044
 0151 40044
 0152 40044
 0153 40044
 0154 40044
 0155 40044
 0156 40044
 0157 40044
 0158 40044
 0159 40044
 0160 40044
 0161 40044
 0162 40044
 0163 40044
 0164 40044
 0165 40044
 0166 40044
 0167 40044
 0168 40044
 0169 40044
 0170 40044
 0171 40044
 0172 40044
 0173 40044
 0174 40044
 0175 40044
 0176 40044
 0177 40044
 0178 40044
 0179 40044
 0180 40044
 0181 40044
 0182 40044
 0183 40044
 0184 40044
 0185 40044
 0186 40044
 0187 40044
 0188 40044
 0189 40044
 0190 40044
 0191 40044
 0192 40044
 0193 40044
 0194 40044
 0195 40044
 0196 40044
 0197 40044
 0198 40044
 0199 40044
 0200 40044

0122 40044
 0123 40044
 0124 40044
 0125 40044
 0126 40044
 0127 40044
 0128 40044
 0129 40044
 0130 40044
 0131 40044
 0132 40044
 0133 40044
 0134 40044
 0135 40044
 0136 40044
 0137 40044
 0138 40044
 0139 40044
 0140 40044
 0141 40044
 0142 40044
 0143 40044
 0144 40044
 0145 40044
 0146 40044
 0147 40044
 0148 40044
 0149 40044
 0150 40044
 0151 40044
 0152 40044
 0153 40044
 0154 40044
 0155 40044
 0156 40044
 0157 40044
 0158 40044
 0159 40044
 0160 40044
 0161 40044
 0162 40044
 0163 40044
 0164 40044
 0165 40044
 0166 40044
 0167 40044
 0168 40044
 0169 40044
 0170 40044
 0171 40044
 0172 40044
 0173 40044
 0174 40044
 0175 40044
 0176 40044
 0177 40044
 0178 40044
 0179 40044
 0180 40044
 0181 40044
 0182 40044
 0183 40044
 0184 40044
 0185 40044
 0186 40044
 0187 40044
 0188 40044
 0189 40044
 0190 40044
 0191 40044
 0192 40044
 0193 40044
 0194 40044
 0195 40044
 0196 40044
 0197 40044
 0198 40044
 0199 40044
 0200 40044

0122 40044
 0123 40044
 0124 40044
 0125 40044
 0126 40044
 0127 40044
 0128 40044
 0129 40044
 0130 40044
 0131 40044
 0132 40044
 0133 40044
 0134 40044
 0135 40044
 0136 40044
 0137 40044
 0138 40044
 0139 40044
 0140 40044
 0141 40044
 0142 40044
 0143 40044
 0144 40044
 0145 40044
 0146 40044
 0147 40044
 0148 40044
 0149 40044
 0150 40044
 0151 40044
 0152 40044
 0153 40044
 0154 40044
 0155 40044
 0156 40044
 0157 40044
 0158 40044
 0159 40044
 0160 40044
 0161 40044
 0162 40044
 0163 40044
 0164 40044
 0165 40044
 0166 40044
 0167 40044
 0168 40044
 0169 40044
 0170 40044
 0171 40044
 0172 40044
 0173 40044
 0174 40044
 0175 40044
 0176 40044
 0177 40044
 0178 40044
 0179 40044
 0180 40044
 0181 40044
 0182 40044
 0183 40044
 0184 40044
 0185 40044
 0186 40044
 0187 40044
 0188 40044
 0189 40044
 0190 40044
 0191 40044
 0192 40044
 0193 40044
 0194 40044
 0195 40044
 0196 40044
 0197 40044
 0198 40044
 0199 40044
 0200 40044

TS149X 0141
 TS149Y 0142
 WHISTL 3315

34 CORE 0578
RUN-TIME: 57 SECONDS
LINKS GENERATED: 4
ERRORS DETECTED: 0

