

IDENTIFICATION

PRODUCT CODE: MAINDEC 12-D8CC-D
PRODUCT NAME: KW12A CLOCK TEST
DATE CREATED: JUNE 19, 1970
MAINTAINER: DIAGNOSTIC GROUP
AUTHOR: HAROLD LONG

1 ABSTRACT

- 1.1 The KW12 Real Time Clock Test is designed to verify the correct operation of the Buffer Preset Register, Clock Counter Register, Clock Control Register, Clock Enable Register, Clock I/O Interface, External Input Channels, and Fast Sample Mode (if the AD12 option is concurrently installed.)
- 1.2 Program Control is maintained by a monitor resident in Bank 0. Several options are available to the operator for error handling.

2 REQUIREMENTS:

2.1 Equipment:

- a) A PDP-12 with KW12 installed.
- b) An AD12 Analog-to-Digital Converter if Fast Sample testing is required.
- c) An ASR-33 or equivalent.

2.2 Preliminary Programs

- a) All Central Processor and Memory Diagnostic Programs for a basic PDP-12 must be able to run successfully prior to testing the KW12.

2.3 Storage:

- a) 4K minimum core.
- b) Program occupies locations 00000 to 7600.

3 LOADING PROCEDURES

3.1 Method

This program must be loaded with the binary loader. If you are unfamiliar with the proper binary loading procedures refer to "Appendix A" of this program, otherwise proceed with the following:

- a) Set the teletype reader switch to FREE.
- b) Open the teletype reader and insert the program tape so that the arrows on the tape are visible to and pointing toward the operator.
- c) Close the reader and set the reader switch to START.
- d) Set the teletype front panel switch to ON LINE.
- e) Set the LEFT switches to 7777.
- f) Set the RIGHT switches to 4000.

- g) Set the MODE switch to 8 mode.
- h) Depress I/O preset.
- i) Depress START LS.
- j) When the program tape has been read the ACCUMULATOR must be $\emptyset\emptyset\emptyset\emptyset$ if it is not, a read-in error has occurred and one might try reloading the binary loader.
- k) Remove the program tape from the reader.

4 STARTING PROCEDURES

4.1 Method

- a) Set the MODE switch to 8 mode.
- b) Set the LEFT switches to $\emptyset\emptyset\emptyset\emptyset$.
- c) Set the RIGHT switches to the desired options.
- d) Depress I/O preset.
- e) Depress START 2 \emptyset .
- f) The program is now running. The teletype bell will ring at the end of each pass. In addition, the contents of the pass counter will be typed out.

4.2 Switch Settings

- a) If Fast Sample testing is to be attempted, set knob \emptyset fully counterclockwise and knob 1 fully clockwise.
- b) Set the selector switches on the front panel to line frequency.
- c) Set the input level knobs to mid-range.
- d) Select any desired error handler options. With RSW = $\emptyset\emptyset\emptyset\emptyset$, the following sequence will occur for an error:
(MESSAGE TYPEOUT...ERROR HALT) the operator selects any further error options and depresses continue...
(MONITOR EXECUTES NEXT SEQUENTIAL TEST)

```

RSW  $\emptyset\emptyset$  = 1, INHIBIT ERROR HALT
RSW  $\emptyset 1$  = 1, INHIBIT ERROR PRINTOUT
RSW  $\emptyset 2$  = 1, SCOPE LOOP ON ERROR
RSW  $\emptyset 3$  = 1, SCOPE LOOP ON NON-FAILING TEST
RSW  $\emptyset 4$  = 1, INHIBIT FAST SAMPLE TESTING
RSW  $\emptyset 5$  = 1, INHIBIT BELL RINGING
RSW  $\emptyset 6$  = 1, INHIBIT PASS COUNTER PRINTOUT

```

5 ERROR ROUTINE

5.1 Error Printout

- a) The error messages have the following general form:

```

TEST NO. TEST MESSAGE
REG1 REG2 REG3 ...

```


- b) TEST NO. refers to the test number as organized in the listing. This is included to aid the operator in finding the test in the listing.
- c) TEST MESSAGE is the body of the text, describing what was tested, and indicating any areas of probable failure.
- d) REG1, REG2, REG3, are specific data words pertaining to the failure.

5.2 Error Messages

TST10 CLAB CHANGED AC
7741 7020

TST11 CLBA FAILED
0402 7020

TST12 CLAB FAILED
0402 7020

TST13 CLAB FAILED
7741 7020

TST14 CLAB FAILED
0402 7020

TST15 CLBA CHANGED BUFFER
0402 7020

TST16 CLAB <> CLBA FAILED
7741 7020

TST17 CLAB <> CLBA FAILED
0402 7020

TST18 CLAB <> CLBA FAILED
0402 7020

TST19 CLEN CHANGED AC
7741 7020

TST20 CLEN CHANGED BUFFER
7741 7020

TST21 CLCA FAILED
0402 7020

TST22 "CLR CNT" FAILED
0402 7020

TST23 CLEN FAILED
7741 7020

TST24 CLEN FAILED
0402 7020

TST25 CLCA CHANGES COUNT
0402 7020

TST26 BUFFER <> COUNTER FAILED
0402 7020

TST27 "LOAD CNT" FAILS TO "OR"

0402 7020
TST28 "LOAD CNT" LOADED IN ERROR
0402 7020
TST29 "LOAD CNT" LOADED IN ERROR
0402 7020
TST30 MODE REG CAUSES "LOAD CNT."
0402 7020
TST31 MODE REG CAUSES "LOAD CNT" OR "CLR BUF"
0402 7020 0000
TST32 MODE 2: 1>0 CLOCKED CNTR
0402 7020
TST33 MODE 2: 0>1 CLOCKED CNTR
0000 7020
TST34 O'FLO FAILED TO SET O'FLO FLOP
TST35 CLSA FAILED TO CELEAR O'FLO FLOP

TST36 CLSK SKIPPED IN ERROR

TST37 ILLEGAL CLOCK INTERRUPT!

TST38 CLSK FAILED TO SKIP

TST39 CLOCK INTERRUPT FAILED

TST40 O'FLO ENABLE WON'T ZERO

TST41 O'FLO FLAG WON'T CLEAR

TST42 CLOCK INTR WON'T CLEAR

TST43 BIT 11 FAILED.

0402 7020

TST44 BIT 10 FAILED.

0402 7020

TST45 BIT 09 FAILED.

0402 7020

TST46 BIT 08 FAILED.

0402 7020

TST47 BIT 07 FAILED.

0402 7020

TST48 BIT 06 FAILED.

0402 7020

TST49 BIT 05 FAILED.

0402 7020

TST50 BIT 04 FAILED.

0402 7020

TST51 BIT 03 FAILED.

0402 7020

TST52 BIT 02 FAILED.

0402 7020

TST53 BIT 01 FAILED.

0402 7020

TST54 BIT 00 FAILED.

0402 7020

TST55 RATE 400KC FAILS

TST56 RATE 100KC FAILS

TST57 RATE 10KC. FAILS

TST58 RATE 1KC FAILS

TST58 RATE 100CPS FAILS

TST60

CHAN 1 INPUT LOCKED OUT

TST61 CHAN 3 WON'T TOGGLE

0402 7020

TST62 CHAN 2 WON'T TOGGLE

0402 7020

TST63 CHAN 1 WON'T TOGGLE

0402 7020

TST64 CHAN 1 WON'T INTR

TST65 CHAN 1 INTR IN ERROR

TST66 CHAN 2 WON'T INTR.

0402 7020

TST67 CHAN 2 INTR IN ERROR

TST68 CHAN 3 WON'T INTR.

0402 7020

TST69 CHAN 3 INTR IN ERROR

TST70 CHAN 3 INPUT LINE FREQ FAILED

7020

TST71 CHAN 2 INPUT LINE FREQ FAILED

7020

TST72 CHAN 1 INPUT LINE FREQ FAILED

7020

TST73 FAST SAM FAILS

0402 7020

TST74 O'FLO WON'T FAST SAO

0402 7020

TST75 FAST SAM WON'T SET

0402 7020

TST76 MODES 2-1 INHIBIT FAST SAM

0402 7020

TST77 RATE 10KC FAILS

0402

TST78 I/O PRESET WON'T STOP CLOCK
(RATE BITS 1 & 2)

TST79 1KC FAILS

0402

TST80 I/O PRESET WON'T STOP CLOCK
(RATE BIT 0)

TST81 I/O PRESET WON'T CLEAR O'FLO

TST82 I/O PRESET WON'T CLEAR INTERRUPT ENABLE

TST83 I/O PRESET WON'T CLEAR INPUTS

TST84 I/O PRESET WON'T CLEAR MODE 2

TST85 I/O PRESET WON'T CLEAR MODE 0

TST86 FAST SAM NOT CLEARED

TST87 CHAN 1 WON'T TRANS CNT TO BUF
0200

TST88 CHAN 2 WON'T TRANS CNT TO BUF
0200

TST89 CAAN 3 WON'T TRANS CNT TO BUF
0200

TST90 CHAN 1 WON'T TRANS CNT TO BUF
0300

TST91 CHAN 2 WON'T TRANS CNT TO BUF
0300

TST92 CHAN 3 WON'T TRANS CNT TO BUF
0300

TST93 CHA3 INPUT FAILED TO CLR CNT
7020

TST94 ECO EM-20034 IS EITHER NOT WORKING OR NOT
INSTALLED

KW12 PASS-0000

APPENDIX A

PDP-8 MODE PERFORATED-TAPE LOADER

READIN MODE LOADER

The readin mode (RIM) loader is a minimum length, basic, perforated-tape program for the 33 ASR. It is initially stored in memory by manual use of the operator console keys and switches. The loader is permanently stored in 18 locations of page 37.

The RIM loader can only be used in conjunction with the 33ASR reader (not the high-speed perforated-tape reader). Because a tape in RIM format is, in effect, twice as long as it need be, it is suggested that the RIM loader be used only to read the binary loader when using the 33 ASR. (NOTE: Some PDP-12 diagnostic program tapes are in RIM format).

The complete PDP-12 RIM loader (SA=7756) is as follows:

Absolute Address	Octal Content	Tag	Instruction I Z	Comments
7756	6032	BEG,	KCC	/CLEAR AC AND FLAG
7757	6031		KSF	/SKIP IF FLAG=1
7760	5357		JMP-1	/LOOKING FOR CHARACTER
7761,	6036		KRB	/READ BUFFER
7762,	7106		CLL RTL	
7763,	7006		RTL	/CHANNEL 8 IN ACO
7764,	7510		SPA	/CHECKING FOR LEADER
7765,	5357		JMP BEG+1	/FOUND LEADER
7766,	7006		RTL	/OK, CHANNEL 7 IN LINK
7767,	6031		KSF	
7770,	5367		JMP-1	
7771,	6034		KRS	/READ, DO NOT CLEAR
7772,	7420		SNL	/CHECKING FOR ADDRESS
7773,	3776		DCA 1 TEMP	/STORE CONTENT
7774,	3376		DCA TEMP	/STORE ADDRESS
7775,	5356		JMP BEG	/NEXT WORD
7776,	0	TEMP,	0	/TEMP STORAGE
7777	5XXX		JMP X	/JMP START OF BIN LOADER

Placing the RIM loader in core memory by way of the operator console keys and switches is accomplished as follows:

- a. Set the starting address 7756 in the LEFT switches.
- b. Set the first instruction (6032) in the RIGHT switches.
- c. Press the FILL switch, then press FILL STEP.
- d. Set the next instruction (6031) in the RIGHT switches.
- e. Press the FILL STEP switch.
- f. Repeat steps d and e until all 16 instructions have been deposited.

To load a tape in RIM format, place the tape in the reader, set the LEFT switches to the starting address 7756 of the RIM loader (not of the program being read), press the START LS key, and start the Teletype reader.

BINARY FORMAT PERFORATED TAPE LOADER

Once the RIM loader is in core, place the binary loader program tape on the teletype reader and turn the reader on. Set the LEFT switches to 7756, depress I/O preset with the mode switch in 8 mode, then depress START LS. The binary tape will read into core. The reader must be turned off manually as the tape reaches the end, since RIM does not stop.

/POP-12 KH12A CLOCK TEST, MAINDEC 12-DEC-61
/COPYRIGHT 1970, DIGITAL EQUIPMENT CORP., MAYNARD, MASS.
/THIS TEST IS DESIGNED TO VERIFY PROPER OPERATION
/OF THE KH12A REAL TIME CLOCK AND TO DIAGNOSE
/MALFUNCTIONS IN REGISTERS, REGISTER TRANSFERS, IO
/BUS INTERFACE, AND EXTERNAL INPUT CHANNELS.
/AUTHORS: JAMES KELLY, STEVE TEICHER, HAROLD LONG

/MAJOR START
/I/O PRESET 0 MODE
/SET LEFT SWITCHES TO 0000
/SET RIGHT SWITCHES TO DESIRED OPTIONS
/DEPRESS START 20

/SWITCH SETTINGS (NORMALLY 0000)
/RSM 001, INHIBIT ERROR HALT
/RSM 001, INHIBIT ERROR PRINTOUT
/RSM 001, SCOPE LOOP ON FAILING TEST
/RSM 001, SCOPE LOOP ON NON-FAILING TEST
/RSM 001, INHIBIT FAST SAMPLE TESTING.
/RSM 001, INHIBIT BELL RINGING
/RSM 001, INHIBIT TEST COMPLETION ALARM

/SKIP ON CLOCK INTERRUPT
/AC TO CLOCK CONTROL REGISTER
/AC TO BUFFER PRESET REGISTER
/AC TO CLOCK ENABLE REGISTER
/CLOCK STATUS TO AC, CLEAR STATUS FLIP-FLOPS
/BUFFER PRESET REGISTER TO AC
/COUNTER TO AC
/MESSAGE TERMINATOR
/MESSAGE SWITCH
/RESTART SWITCH

/SOME I/O DEFINITIONS

6131 CFSK=6131
6132 CLR=6132
6133 CLAB=6133
6134 CLEN=6134
6135 CFSV=6135
6136 CLBA=6136
6137 CLCA=6137
0000 EXIT=0000
7777 EXITA=7777
4444 EXITB=4444
6141 LINC=6141
0002 POP=0002
0011 CLR=0011
0004 ESF=0004
0100 SAM=0100
0101 SAM1=0101
1020 LDA1=1020

/SOME LINC PROGRAMMING DEFINITIONS

001 JHP I RETURN / INTERRUPT RETURN HANDLER

010 *10 PINT, 0 / MAJOR START 8 MODE
 020 5177 JHP 177 /PAGE 8 REGISTERS AND CROSS-PAGE TAGS

0021	5200	BELLS	BELLS
0022	1572	DN43	BK43
0023	1775	DN47	BK47
0024	2373	DN55	BK55
0025	0000	CNTR	0000
0026	5020	ERROR	ERRORS
0027	0000	LSTERR	0000
0030	5000	NERROR	NERROR
0031	5051	OUTPAS	ASCII
0032	0000	PASS	0000
0033	1440	PNTA	LOCA
0034	1472	PNTB	LOCB
0035	1542	PNTC	LOCC
0036	2731	PNTD	LOCD
0037	2753	PNTE	LOCE
0040	2774	PNTF	LOCF
0041	3016	PNTG	LOGG
0042	3040	PNTH	LOGH
0043	3062	PNTI	LOCI
0044	4332	PNTJ	LOCJ
0045	5210	RANDOM	RANDY
0046	0000	RECA	0000
0047	0000	RECB	0000
0050	0000	RECC	0000
0051	0000	RECD	0000
0052	0000	RETURN	0000
0053	0000	RXED	0000
0054	0000	SEND	0000
0055	5232	SET	SETN
0056	0000	SPACE	0000
0057	1343	TST35N	TST35=2
0060	2764	TST66N	TST66
0061	3324	TST75N	TST75
0062	3406	TST77N	TST77
0063	3453	TST79N	TST79
0064	4120	TST90N	TST90
0243	5243	TYPE	TYPE
0243	5243	TYPE	TYPE
0266	1603	UP43	UP43
0267	2403	UP55	UP55
0270	2630	UP61	UP61

/PAGE 8 CONSTANTS

0071	7770	KPRE,	7770
0072	0100	KENA,	0100
0073	4100	KATE,	4100
0074	0000	K0000,	0000
0075	0001	K0001,	0001
0076	0002	K0002,	0002
0077	0003	K0003,	0003
0100	0004	K0004,	0004
0101	0007	K0007,	0007
0102	0010	K0010,	0010
0103	0012	K0012,	0012
0104	0014	K0014,	0014
0105	0015	K0015,	0015
0106	0017	K0017,	0017
0107	0020	K0020,	0020
0110	0037	K0037,	0037
0111	0040	K0040,	0040
0112	0060	K0060,	0060
0113	0077	K0077,	0077
0114	0100	K0100,	0100
0115	0177	K0177,	0177
0116	0200	K0200,	0200
0117	0240	K0240,	0240
0120	0300	K0300,	0300
0121	0377	K0377,	0377
0122	0400	K0400,	0400
0123	0500	K0500,	0500
0124	0600	K0600,	0600
0125	0700	K0700,	0700
0126	0777	K0777,	0777
0127	1000	K1000,	1000
0128	1026	K1026,	1026
0131	1777	K1777,	1777
0132	2000	K2000,	2000
0133	3000	K3000,	3000
0134	3777	K3777,	3777
0135	4000	K4000,	4000
0136	4100	K4100,	4100
0137	5100	K5100,	5100
0140	5252	K5252,	5252
0141	5555	K5555,	5555
0142	6000	K6000,	6000
0143	7774	K7774,	7774

/PAGE 0 NEGATIVE CONSTANTS

0144	7777	M001,	-1
0145	7776	M002,	-2
0146	7774	M004,	-4
0147	7770	M010,	-10
0150	7760	M020,	-20
0151	7740	M040,	-40
0152	7736	M042,	-42
0153	7700	M0100,	-100
0154	7600	M0200,	-200
0155	7400	M0400,	-400
0156	7000	M1000,	-1000
0157	6400	M1400,	-1400
0160	6000	M2000,	-2000
0161	4000	M4000,	-4000
0162	3334	M4444,	-4444
0163	2400	M5400,	-5400

0176	SKP	JMS I	SET	0200
0177	4455			0200
0176	7410			

/RESTART ADDRESS; DON'T CLEAR COUNTERS
/RESET BUFFERS; COUNTERS

/MAJOR START @ MODE, AC@
/TEST BUFFER AND PRESET REGISTER DATA INTERCHANGE
/CLAB#6133 AC TO CLOCK PRESET REGISTER
/CLBA#6136 CLOCK PRESET REGISTER TO AC
/DOES AC CHANGE AFTER A TRANSFER TO BUFFER REG?

0200	4421	JMS I	BELL	TS110:	
0201	7300	CLA CL	CLA CL		
0202	1046	TAD	REGA		
0203	6133	CLAB			
0204	3053	DCA	RXED		
0205	1053	TAD	RXED		
0206	7041	CIA			
0207	1046	TAD	REGA		
0210	7650	SNA CLA			
0211	4430	JMS I	ERROR		
0212	4426	JMS I	ERROR		
0213	5261	TS130H			
0214	7402	HLT			
0215	7610	SKP CLA			
0216	0201	TS110			

/RING BELL
/CLEAR AC
/GET A NUMBER-BINARY UPCOUNT SEQUENCE @ THRU 7777
/LOAD BUFFER
/STORE WHAT WAS LEFT IN AC
/PETCH IT
/INVERT CONTENTS OF AC
/SUBTRACT SEND
/EQUAL?
/CHECK MONITOR
/CLAB CHANGED AC
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISZ LOOP; SCOPE LOOP

/DOES BUFFER DATA JAM INTO THE AC?

0217	7300	CLA CL	CLA CL	TS111:	
0220	3054	DCA	SEND		
0221	6133	CLAB			
0222	7240	CLA CMA			
0223	6136	CLBA			
0224	3053	DCA	RXED		
0225	1053	TAD	RXED		
0226	7650	SNA CLA			
0227	4430	JMS I	ERROR		
0230	4426	JMS I	ERROR		
0231	5301	TS111M			
0232	7402	HLT			
0233	7610	SKP CLA			
0234	0217	TS111			

/CLEAR AC
/SEND REG
/SET BUFFER AND PRESET REGISTER TO 0000
/SET AC TO 7777
/JAM BUFFER PRESET (0000) OVER AC (7777
/SAVE AC
/RESTORE AC
/DID AC BECOME (0000)?
/CHECK MONITOR
/CLBA FAILED TO JAM THE AC
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISZ LOOP; SCOPE LOOP

/DOES THE AC JAM INTO THE BUFFERS?

0235	7248	CLA CHA	TS112,	/SET AC9777
0236	6133	CLAB		/SET BUFF9777
0237	7300	CLA CLL		/CLEAR AC
0240	6133	CLAB		/LOAD BUFFER TO ALL ZEROS
0241	3054	DCA		/SAVE AC
0242	6136	CLBA		/READ BUFFER AND PRESET REGISTER
0243	3053	DCA		/SAVE TEST VALUE
0244	1053	TAD		/RESTORE IT
0245	7050	SNA CLA		/DID BUFFER AND PRESET REGISTER GET CLEARED
0246	4030	JMS I		/CHECK MONITOR
0247	4426	JMS I		/AC JAM INFO BUFFER FAILED
0250	5017	TS12M		/MESSAGE POINTER
0251	7402	HLT		/ERROR HALT
0252	7610	SKP CLA		/TO NEXT TEST
0253	0235	TS12		/ISE LOOP1 SCOPE LOOP
0254	7300	CLA CLL	TS113,	/CLEAR AC
0255	1046	TAD		/GET TEST NUMBER
0256	6133	CLAB		/SEND IT
0257	7200	CLA		/CLEAR AC
0260	6136	CLBA		/RETRIEVE IT
0261	3053	DCA		/SAVE IT
0262	1053	TAD		/RESTORE IT
0263	7041	CIA		/COMPLEMENT
0264	1046	TAD		/ADD TEST NUMBER
0265	7050	SNA CLA		/WERE THEY EQUAL?
0266	4430	JMS I		/CHECK MONITOR
0267	4426	JMS I		/AC = BUFFER TO AC DATA TRANSFER FAILED
0270	5035	TS13M		/MESSAGE POINTER
0271	7402	HLT		/ERROR HALT
0272	7610	SKP CLA		/TO NEXT TEST
0273	0254	TS13		/ISE LOOP1 SCOPE LOOP

/00 RANDOM NUMBERS TRANSFER BETWEEN AG AND BUFFER PROPERLY?

0274	4445	JMS I	RANDOM	DCA	SEND	0275	3054
0275	3054	JMS I	RANDOM	DCA	SEND	0276	1054
0276	1054	TAD		TAD	SEND	0277	6133
0277	6133	CLAB		CLAB	SEND	0300	4445
0300	4445	JMS I	RANDOM	JMS I	SEND	0301	6136
0301	6136	CLBA		CLBA		0302	3053
0302	3053	DCA		DCA	RXED	0303	1053
0303	1053	TAD		TAD	RXED	0304	7041
0304	7041	CIA		CIA		0305	1054
0305	1054	TAD		TAD	SEND	0306	7650
0306	7650	SNA CLA		SNA CLA		0307	4430
0307	4430	JMS I	ERROR	JMS I	ERROR	0310	4426
0310	4426	JMS I	ERROR	JMS I	ERROR	0311	5353
0311	5353	TS14M		TS14M		0312	7402
0312	7402	HLT		HLT		0313	7610
0313	7610	SKP CLA		SKP CLA		0314	0274
0314	0274	TS14		TS14			

/LOAD BUFFER AND PRESET REGISTER WITH A RANDOM NUMBER
 /SAVE IT
 /RESTORE IT
 /SEND IT
 /LOAD THE AC WITH A RANDOM NUMBER
 /READ BACK RANDOM NUMBER FROM BUFFER PRESET REGISTER
 /SAVE TEST RETURN
 /RESTORE IT
 /COMPLEMENT
 /SUBTRACT TEST NUMBER
 /EQUAL?
 /CHECK MONITOR
 /AC = BUFFER = AC DATA INTERCHANGE FAILED
 /MESSAGE POINTER
 /ERROR HALT
 /TO NEXT TEST
 /ISZ LOOP/ SCOPE LOOP

/DOES READING THE BUFFER CHANGE ITS CONTENTS?

0315	4445	JMS I	RANDOM	DCA	SEND	0316	3054
0316	3054	JMS I	RANDOM	DCA	SEND	0317	1054
0317	1054	TAD		TAD	SEND	0320	6133
0320	6133	CLAB		CLAB	SEND	0321	4445
0321	4445	JMS I	RANDOM	JMS I	SEND	0322	6136
0322	6136	CLBA		CLBA		0323	4445
0323	4445	JMS I	RANDOM	JMS I	RANDOM	0324	6136
0324	6136	CLBA		CLBA		0325	3053
0325	3053	DCA		DCA	RXED	0326	1053
0326	1053	TAD		TAD	RXED	0327	7041
0327	7041	CIA		CIA		0330	1054
0330	1054	TAD		TAD	SEND	0331	7650
0331	7650	SNA CLA		SNA CLA		0332	4430
0332	4430	JMS I	ERROR	JMS I	ERROR	0333	4426
0333	4426	JMS I	ERROR	JMS I	ERROR	0334	5371
0334	5371	TS15M		TS15M		0335	7402
0335	7402	HLT		HLT		0336	7610
0336	7610	SKP CLA		SKP CLA		0337	0315
0337	0315	TS15		TS15			

/GET RANDOM NUMBER
 /SAVE IT
 /RESTORE IT
 /SEND IT
 /LOAD AC WITH A RANDOM NUMBER
 /BRING BACK TEST NUMBER
 /LOAD AC WITH A RANDOM NUMBER
 /READ BUFFER AGAIN
 /SAVE TEST VALUE
 /RESTORE IT
 /COMPLEMENT
 /SUBTRACT TEST NUMBER
 /EQUAL
 /CHECK MONITOR
 /CLBA CHANGED THE CONTENTS OF THE BUFFER
 /MESSAGE POINTER
 /ERROR HALT
 /TO NEXT TEST
 /ISZ LOOP/ SCOPE LOOP

/CAN THE GATES FUNCTION AT HIGH SPEED?

```

0340 7300 /CLEAR AC
0341 1046 TAD REGA
0342 6133 CLAB
0343 6136 /SEND IT
0344 6133 /GET IT
0345 6136 CLAB
0346 6133 CLAB
0347 6136 CLAB
0348 6133 CLAB
0349 6136 CLAB
0350 6133 CLAB
0351 6136 CLAB
0352 6133 CLAB
0353 6136 CLAB
0354 6133 CLAB
0355 6136 CLAB
0356 6133 CLAB
0357 6136 CLAB
0360 6133 CLAB
0361 6136 CLAB
0362 6133 CLAB
0363 6136 CLAB
0364 6133 CLAB
0365 6136 CLAB
0366 6133 CLAB
0367 6136 CLAB
0370 3093 DCA
0371 1093 TAD
0372 7041 CIA
0373 1046 TAD REGA
0374 7650 SNA CLA
0375 4430 JMS I
0376 4426 JMS I ERROR
0377 5413 TS16M
0400 7402 HLT
0401 7610 SKP CLA
0402 0340 TS16

```

```

/CLEAR AC
/OBT TEST NUMBER
/SEND IT
/GET IT

```

```

/SEND IT
/GET IT
/SAVE IT
/FETCH IT
/2'S COMPLEMENT
/COMPARE
/EQUAL?
/CHECK MONITOR
/BUF FAILED TO TOGGLE AT HIGH SPEED
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISZ LOOP1 SCOPE LOOP

```

/CAN THE BUFFER SURVIVE CHECKERBOARD?

0405	3054	DCA	SEND	
0404	1140	TAD	K5252	
0403	7300	CLA CLL		TS117,
0402	1054	TAD	SEND	
0401	6136	CLAB		
0410	7040	CHA		
0411	6136	CLAB		
0412	6136	CLAB		
0413	6136	CLBA		
0414	7040	CHA		
0415	6136	CLAB		
0416	6136	CLBA		
0417	7040	CHA		
0420	6136	CLAB		
0421	6136	CLBA		
0422	7040	CHA		
0423	6136	CLAB		
0424	6136	CLBA		
0425	7040	CHA		
0426	6136	CLAB		
0427	6136	CLBA		
0430	7040	CHA		
0431	6136	CLAB		
0432	6136	CLBA		
0433	7040	CHA		
0434	6136	CLAB		
0435	6136	CLBA		
0436	7040	CHA		
0437	6136	CLAB		
0440	6136	CLBA		
0441	7040	CHA		
0442	6136	CLAB		
0443	6136	CLBA		
0444	7040	CHA		
0445	6136	CLAB		
0446	6136	CLBA		
0447	7040	CHA		
0450	6136	CLAB		
0451	6136	CLBA		
0452	7040	CHA		
0453	3053	DCA	RXED	
0454	1053	TAD	RXED	
0455	7041	CIA	SEND	
0456	1054	TAD	SEND	
0457	7050	SVA CLA		
0458	4430	JMS I	ERROR	
0462	5434	JMS I	ERROR	
0463	7402	HLT		
0464	7610	SKP CLA		
0465	0403	TS117		

/CLEAR AC
 /GET TEST PATTERN
 /SAVE TEST PATTERN
 /RESTORE IT
 /SEND IT
 /GET IT

/SEND IT
 /GET IT
 /SAVE FINAL PATTERN
 /RESTORE IT
 /COMPLEMENT
 /SUBTRACT TEST PATTERN
 /EQUAL?
 /CHECK MONITOR
 /BUFFER FAILED CHECKBOARD TEST
 /MESSAGE POINTER
 /ERROR HALT
 /TO NEXT TEST
 /ISZ LOOP1 SCOPE LOOP

/CAN THE BUFFER SURVIVE RANDOM COMPLIMENT PATTERNS?

```

4445 JMS I RANDOM /GENERATE A RANDOM NUMBER
0467 DCA SEND /SAVE I
0470 TAD SEND /RESTORE I
0471 CLAB /SEND I
0472 CLBA /GET I
0473 CMA
0474 CLAB
0475 CLBA
0476 CMA
0477 CLAB
0500 CLBA
0501 CMA
0502 CLAB
0503 CLBA
0504 CMA
0505 CLAB
0506 CLBA
0507 CMA
0510 CLAB
0511 CLBA
0512 CMA
0513 CLAB
0514 CLBA
0515 CMA
0516 CLAB
0517 CLBA
0520 CMA
0521 CLAB
0522 CLBA
0523 CMA
0524 CLAB
0525 CLBA
0526 CMA
0527 CLAB
0530 CLBA
0531 CMA
0532 CLAB
0533 CLBA
0534 CMA
0535 DCA
0536 TAD
0537 CIA
0540 TAD SEND
0541 SNA CLA
0542 JMS I NERROR
0543 JMS I ERROR
0544 TSTBM
0545 HLT
0546 SKP CLA
0547 TSTB

```

```

/SEND I
/GET I
/SAVE I
/RESTORE I
/SEND I

```

```

/SEND I
/GET I
/SAVE FINAL PATTERN
/RESTORE I
/COMPLEMENT
/SUBTRACT TEST PATTERN
/EQUAL?
/CHECK MONITOR
/BUFFER FAILED RANDOM COMPLIMENT PATTERN
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISZ LOOP1 SCOPE LOOP

```


/CLEAR AC
/RESTORE TEST NUMBER
/DOES CLEN AFFECT AC?
/CLEN=6134 AC TO CLOCK ENABLE REGISTER

Address	Instruction	Address	Instruction	Address	Instruction
0552	7300	TS119,	CLR CLA	0552	/CLEAR AC
0551	1046	TAD	REGA	0551	/RESTORE TEST NUMBER
0552	6134	CLEN		0552	/DOES CLEN AFFECT AC
0553	3053	DGA	RXED	0553	/SAVE AC
0554	1053	TAD	RXED	0554	/RESTORE IT
0555	7041	CIA		0555	/COMPLEMENT
0556	1046	TAD	REGA	0556	/SUBTRACT TEST NUMBER
0557	7650	SNA CLA		0557	/EQUAL?
0560	4430	JMS I	NEROR	0560	/CHECK MONITOR
0561	4426	JMS I	EROR	0561	/AC TO CLOCK ENABLE REG CHANGED AC
0562	5476	TS119M		0562	/MESSAGE POINTER
0563	7402	HLT		0563	/ERROR HALT
0564	7610	SKP CLA		0564	/TO NEXT TEST
0565	0550	TS119		0565	/ISE LOOP! SCOPE LOOP
0552	7300	CLR CLA		0552	/CLEAR AC
0567	6135	CLS		0567	/CLEAR STATUS
0570	7300	CLA CLL		0570	/CLEAR AC
0571	1046	TAD	REGA	0571	/RESTORE TEST NUMBER
0572	6133	CLAB		0572	/LOAD BUFFER PRESET REGISTER WITH A BINARY UPPOINT NUMBER
0573	7300	CLA CLL		0573	/CLEAR AC
0574	6132	CLR		0574	/STOP CLOCK, SET ALL MODES
0575	1114	TAD		0575	/MODE CONTROL REG BIT 2=1
0576	6132	CLR		0576	/SET MODE 2, ENABLING CLR LOAD CNT
0577	7200	CLA		0577	/CLEAR AC
0600	1116	TAD	K0200	0600	/AC BIT 4=1, SIMULATE CLR OPLOM ON 6134
0601	6134	CLEN		0601	/TRANSFER PRESET COUNT TO CLOCK COUNTER
0602	6136	CLBA		0602	/READ THE BUFFER
0603	3053	DGA	RXED	0603	/SAVE IT
0604	1053	TAD	RXED	0604	/RESTORE IT
0605	7041	CIA		0605	/COMPLEMENT
0606	1046	TAD	REGA	0606	/SUBTRACT TEST NUMBER
0607	7650	SNA CLA		0607	/EQUAL?
0610	4430	JMS I	NEROR	0610	/CHECK MONITOR
0611	4426	JMS I	EROR	0611	/TRANSFER FROM BUFFER TO COUNTER CHANGES BUFFER
0612	5516	TS120M		0612	/MESSAGE POINTER
0613	7402	HLT		0613	/ERROR HALT
0614	7610	SKP CLA		0614	/TO NEXT TEST
0570	0570	TS120*2		0570	/ISE LOOP! SCOPE LOOP

/PRESET REGISTER AND COUNTER DATA INTERCHANGE

/CLSA6135 STATUS REGISTER TO AC

/CLR6132 AC TO CLOCK CONTROL REGISTER

/DOES BUFFER CHANGE AFTER A TRANSFER TO THE COUNTER?

/DOES COUNTER DATA JAM THE BUFFER AND AC? /CPA=6137 CLOCK COUNTER TO PRESET REGISTER, THEN PRESET REG TO AC

6135	CLSA	TS121,	/CLEAR STATUS
617	CLA CL		/CLEAR AC
620	CLAB		/LOAD BUFFER TO 0000
621	CLR		/STOP CLOCK, SET ALL MODES#0
622	TAD	K0100	/SET AC 0#1
623	CLR		/SET MODE 2#1, THEREBY CLEARING CLOCK COUNTER
624	CLN		/ENABLE INTERRUPT ON OVERFLOW
625	CLA GMA		/SET AQ 7777
626	DCA	SEND	/SAVE IT
627	TAD	SEND	/FETCH IT
630	CLAB		/SET BUFFER 7777
631	CLCA		/READ COUNTER
632	DCA	RXED	/SAVE COUNT
633	TAD	RXED	/RESTORE IT
634	SNA CLA		/ZER0?
635	JMS I	ERROR	/CHECK MONITOR
636	JMS I	ERROR	/COUNTER FAILED TO JAM 0000 INTO 7777
637	TS121M		/MESSAGE POINTER
640	HLT		/ERROR HALT
641	SKP CLA	TS121	/TO NEXT TEST
642			/ISS LOOP1 SCOPE LOOP
6135	CLSA	TS122,	/CLEAR STATUS
644	CLA GMA CL RAR		/SET AC=3777
645	DCA	SEND	/SAVE AC
646	TAD	SEND	/FETCH IT
647	CLAB		/SET BUFFER TO 3777 (USE 3777 SO WE DON'T SET OVERFLOW FLOP)
650	CLA CL		/CLEAR AC
651	TAD	K0200	/ENABLE LOAD COUNT GATES
652	CLN		/LOAD COUNTER TO 3777 (GENERATE LOAD CNT)
653	CLA CL		/CLEAR AC
654	CLR		/ZERO MODE 2
655	TAD	K0300	/SET AC 0#1
656	CLR		/SET MODE 2, THEREBY GENERATING "CLC CLR CNT"
657	CLA CL		/CLEAR AC
660	CLCA		/READ THE COUNTER
661	DCA	RXED	/SAVE IT
662	TAD	RXED	/RESTORE IT
663	SNA CLA		/ZER0?
664	JMS I	ERROR	/CHECK MONITOR
665	JMS I	ERROR	/CLR CNT FAILED TO CLEAR THE COUNTER FROM 3777 TO 0000
666	TS122M		/MESSAGE POINTER
667	HLT		/ERROR HALT
670	SKP CLA	TS122	/TO NEXT TEST
671			/ISS LOOP1 SCOPE LOOP

/DOES SIGNAL CLR CNT WORK

TS122,

CLSA CLA GMA CL RAR

DCA SEND

TAD SEND

CLAB

CLA CL

K0200

CLN

CLA CL

CLR

K0300

TAD

CLA CL

DCA

RXED

SNA CLA

JMS I

JMS I

TS122M

HLT

SKP CLA

TS122

6135
644
645
646
647
650
651
652
653
654
655
656
657
660
661
662
663
664
665
666
667
670
671

/ DO RANDOM NUMBERS TRANSFER BETWEEN BUFFER AND COUNTER?

0721	4445	JMS I	TS124	/GET RANDOM NUMBER
0722	6133	CLAB		/LOAD BUFFER RANDOM
0723	3054	DCA		/SAVE TEST NUMBER
0724	6135	CLSA		/CLEAR CLOCK STATUS
0725	7200	CLA		/CLEAR AC
0726	6132	CLLR		/STOP CLOCK, SET ALL MODES=0
0727	1114	TAD	K0100	/SET AC 0901
0730	6132	CLLR		/GENERATE "CLR CNT"
0731	7200	CLA		/CLEAR AC
0732	1116	TAD	K0200	/SET AC 0401
0733	6134	CLCN		/GENERATE "LOAD CNT"
0734	4445	JMS I	RANDOM	/GET RANDOM NUMBER
0735	6133	CLAB		/LOAD BUFFER RANDOM
0736	4445	JMS I	RANDOM	/LOAD AC RANDOM
0737	6137	CLCA		/READ COUNTER
0740	3053	DCA		/SAVE TEST VALUE
0741	1053	TAD	RXED	/RESTORE I1
0742	7041	CIA		/COMPLEMENT
0743	1054	TAD	SEND	/SUBTRACT TEST NUMBER
0744	7650	SNA CLA		/EQUAL?
0745	4430	JMS I	NEROR	/CHECK MONITOR
0746	4426	JMS I	ERROR	/BUFFER TO COUNTER RANDOM DATA INTERCHANGE FAILED
0747	5614	TS124M		/MESSAGE POINTER
0750	7402	HLT		/ERROR HALT
0751	7610	SKP CLA		/TO NEXT TEST
0752	0721	TS124		/ISS LOOP1 SCOPE LOOP

/ DOES READING THE COUNTER CHANGE ITS STATE? /

```

/GET RANDOM TEST NUMBER          CLAB 4445 0755
/SEND IT TO BUFFER              DCA   3854 0755
/SAVE IT                         SEND  6132 0756
/STOP CLOCK, SET ALL MODES=0    CLR  6132 0756
/SET AC 05#1                    TAD  1114 0757
/GENERATE "CLR CNT"              CLR  6132 0760
/CLEAR CLOCK STATUS              CLS  7200 0761
/CLR AC                           CLA  0762 0762
/SET AC 04#1                     TAD  1116 0763
/GENERATE "LOAD CNT"            CLEN 6134 0764
/GET RANDOM NUMBER              JMS  4445 0765
/SEND IT TO BUFFER              CLAB 6133 0766
/GET RANDOM NUMBER              JMS  4445 0767
/READ CLOCK COUNTER             CLCA 6137 0770
/SEND IT TO BUFFER              JMS  4445 0771
/GET RANDOM NUMBER              CLAB 6133 0772
/SEND IT TO BUFFER              JMS  4445 0773
/READ CLOCK COUNTER             DCA   3853 0774
/SAVE IT                         RDXD  1053 0775
/RESTORE IT                      TAD  7041 0776
/COMPLEMENT                      SEND  7041 0777
/SUBTRACT TEST NUMBER           SNA  CLA 7050 0778
/CHECK MONITOR (CLCA) READ THE MESSAGE POINTER
/ERROR HALT                      JMS  4430 0779
/TO NEXT TEST                   JMS  4426 0780
/ISZ LOOP/ SCOPE LOOP           HLT  7402 0781
/SET AC=7777                    SKP  CLA 7610 0782
/RESET COUNTER FOR NEXT TEST   DCA   3846 0783

```

/MESSAGE POINTER CHANGES THE COUNTERS STATE

/CAN THE BUF TO COUNTER AND COUNTER TO BUF FUNCTION AT HIGH SPEED?

```

4445 JMS I RANDOM TS126,
1012 CLA8
1013 CLA8
1014 DCA SEND
1015 DCA SEND
1016 CLA
1017 CLA
1018 CLR
1019 CLR
1020 TAD K0100
1021 CLR
1022 CLSA
1023 CLA
1024 TAD K0200
1025 CLN
1026 CLCA
1027 ISZ REG8
1028 JMP TS126+3
1029 DCA REXD
1030 DCA REXD
1031 TAD REXD
1032 TAD REXD
1033 CIA
1034 TAD SEND
1035 TAD SEND
1036 SNA CLA
1037 JMS I ERROR
1038 JMS I ERROR
1039 TS126H
1040 HLT
1041 SKP CLA
1042 TS126

```

```

4445 /GET RANDOM NUMBER
1012 /SEND IT TO BUFFER
1013 /SEND IT TO BUFFER
1014 DCA /SAVE IT
1015 DCA /SAVE IT
1016 CLA /CLEAR AC
1017 CLA /CLEAR AC
1018 CLR /CLEAR CLOCK STATUS
1019 CLR /CLEAR CLOCK STATUS
1020 TAD K0100 /SET AC 0501
1021 CLR /GENERATE "CLR CNT"
1022 CLSA /CLEAR AC
1023 CLA /CLEAR AC
1024 TAD K0200 /SET AC 0401
1025 CLN /GENERATE "LOAD CNT"
1026 CLCA /READ COUNTER
1027 ISZ REG8 /DONE?
1028 JMP TS126+3 /BACK TO START 4099 TIMES
1029 DCA REXD /SAVE FINAL NUMBER
1030 DCA REXD /SAVE FINAL NUMBER
1031 TAD REXD /RESTORE IT
1032 TAD REXD /RESTORE IT
1033 CIA /COMPLEMENT
1034 TAD SEND /SUBTRACT TEST NUMBER
1035 TAD SEND /EQUAL?
1036 SNA CLA /CHECK MONITOR
1037 JMS I ERROR /THE BUFFER COUNTER BUFFER DATA INTERCHANGE FAILED AT HIGH SPEED
1038 JMS I ERROR /MESSAGE POINTER
1039 TS126H /TO NEXT TEST
1040 HLT /ERROR HALT
1041 SKP CLA /ISZ LOOP1 SCOPE LOOP
1042 TS126

```

/ DOES (LOAD CNT) PERFORM LOGIC OR?

```

1043 7300 CLA CLL TS127,
1044 6132 CLLR
1045 1114 TAD K0100
1046 6132 CLLR
1047 6135 CLSA
1050 4445 JMS I RANDOM
1051 6133 CLA8
1052 3054 DCA SEND
1053 1116 TAD K0200
1054 6134 CLFN
1055 7300 CLA CLL SEND
1056 1054 TAD
1057 7040 CMA
1060 6133 CLA8 CLA CLL
1061 7300 CLA CLL K0200
1062 1116 TAD
1063 6134 CLFN
1064 6137 CLGA
1065 3053 DCA RXED
1066 1053 TAD RXED
1067 7040 CMA
1070 7050 SNA CLA
1071 4430 JMS I ERROR
1072 4426 JMS I ERROR
1073 5676 TS127M
1074 7402 MLT
1075 7610 SXP CLA
1076 1043

```

```

/ CLEAR AC
/ STOP CLOCK
/ SET AC 0501
/ GENERATE "CLR CNT"
/ CLEAR CLOCK STATUS
/ GET RANDOM TEST NUMBER
/ LOAD BUFFER WITH A RANDOM NUMBER
/ SAVE IT
/ SET AC 0401
/ LOAD COUNTER FROM THE BUFFER REGISTERI GENERATE "LOAD CNT"
/ CLEAR AC
/ TEST NUMBER
/ LOAD BUFFER WITH THE COMPLEMENT OF THE PREVIOUS NUMBER
/ CLEAR AC
/ SEND
/ SET AC 0401
/ LOAD COUNTER FROM THE BUFFER REGISTERI GENERATE "LOAD CNT"
/ CLEAR AC
/ TEST NUMBER
/ SEND
/ CLEAR AC
/ LOAD COUNTER (OR) IN COMPLEMENT OF THE FIRST NUMBER
/ READ COUNTER,
/ SAVE IT
/ RESTORE IT
/ CONVERT TO ALL ZEROS FOR TESTING
/ ZERO?
/ CHECK MONITOR
/ THE (LOAD CNT) SIGNAL FAILED TO "OR" DATA INTO COUNTER
/ MESSAGE POINTER
/ ERROR HALT
/ TO NEXT TEST
/ IS2 LOOP1 SCOPE LOOP

```


/TEST LOAD CNT GENERATION GATES (CLR CLOCK RATE) MODE 2 (0)

1077	7500	CLA CLL	TS128	/CLEAR AC
1100	6133	CLAB		/CLEAR BUFFER
1101	6132	CLR		/CLEAR ALL MODES
1102	1114	TAD	K0100	/SET AC 05#1
1103	6132	CLR		/GEN. "CLR CNT"
1104	6135	CLSA		/CLEAR STATUS
1105	4445	JMS I	RANDOM	/GET RANDOM NUMBER
1106	6133	CLAB		/SEND IT TO BUFFER
1107	3254	DCA	SEND	/SAVE IT
1110	6132	CLR	K0100	/STOP CLOCK, SET ALL MODES#0
1114	1114	TAD		/SET AC 05#1
1112	6132	CLR		/GENERATE "CLR CNT"
1113	7200	CLA		/CLEAR AC
1114	6132	CLR		/SET ALL MODES#0
1115	1116	TAD	K0200	/SET AC 04#1
1116	6134	CLRN		/TRY TO GENERATE "LOAD CNT"
1117	6137	CLCA		/GET COUNTER
1120	3253	DCA	RKED	/SAVE IT
1121	1053	TAD	RKED	/RESTORE IT
1122	7650	SNA CLA		/WAS IT ZERO?
1123	4430	JMS I	NEAROR	/CHECK MONITOR
1124	4426	JMS I	ERROR	/LOAD CNT GATES FUNCTIONED WITH MODE 2#0 IN ERROR
1125	5722	TS128M		/MESSAGE POINTER
1126	7402	HLT		/ERROR HALT
1127	7510	SKP CLA	TS128	/TO NEXT TEST
1130	1077			/132 LOOP1 SCOPE LOOP

/TEST LOAD CNT GENERATION GATES (CLR CLOCK RATE) MODE 1(1)

1131	4445	JMS I	RANDOM	/GET RANDOM NUMBER
1132	6133	CLAB		/SEND IT TO BUFFER
1133	3054	DCA	SEND	/SAVE IT
1134	1124	TAD	K0600	/SET AC 04,05a1
1135	6132	CLR		/GENERATE "CLR CNT", SET MODE 1 AND 2 #1
1136	6135	CLSA		/CLEAR CLOCK STATUS
1137	7200	CLA		/CLEAR AC
1140	1116	TAD	K0200	/SET AC 04a1
1141	6134	CLFN		/TRY TO GENERATE "LOAD CNT"
1142	6137	CLCA		/READ COUNTER
1143	3053	DCA	RXED	/SAVE TEST VALUE
1144	1053	TAD		/RESTORE IT
1145	7050	SNA CLA		/CHECK MONITOR
1146	4430	JMS I	NEROR	/LOAD CNT GATES FUNCTIONED WITH MODE 1a1 IN ERROR
1147	4426	JMS I	ERROR	/MESSAGE POINTER
1150	5747	TS129M		/ERROR HALT
1151	7402	HLT		/TO NEXT TEST
1152	7010	SKP CLA		/ISE LOOP1 SCOPE LOOP
1153	1131	TS129		/SET AC=7777
1154	7340	CLA CLL	GMA	/PRESSET REGA FOR NEXT TEST
1155	3046	DCA	REGA	

/GLITCH TEST OF LOAD CNT GATES

```

1156 4445 JMS I RANDOM TST00, JMS I RANDOM
1157 6133 CLAB
1160 3054 DCA
1161 1116 TAD K0200
1162 6132 CLR K0300
1163 7200 CLA
1164 1120 TAD K0300
1165 6132 CLR CLR
1166 7200 CLA
1167 2047 ISE REG8
1170 5361 JMP ,=7
1171 6137 CLCA
1172 3053 DCA
1173 1053 TAD
1174 7650 SNA CLA
1175 4430 JMS I NERR0R
1176 4426 JMS I NERR0R
1177 5774 T9130H
1200 7402 HLT
1201 7200 CLA
1202 18130 T9130
1203 7340 CLA CLG CMA
1204 3046 DCA
4445 /GET RANDOM NUMBER
6133 /SEND IT TO BUFFER
3054 /SAVE IT
1116 /SET AC 04=1
6132 /SET MODE 1=1
7200 /CLEAR AC
1120 /SET AC 04,05=1
6132 /SET MODE 2=1
7200 /CLEAR AC
1167 /SET AC 04,05=1
6132 /SET MODE 2=1
7200 /CLEAR AC
2047 /DONE?
5361 /BACK 4096 TIMES
6137 /READ COUNTER
3053 /SAVE IT
1053 /RESTORE IT
7650 /ZERO?
4430 /CHECK MONITOR
4426 /THE MODE REGISTER CAUSES ILLEGAL LOAD COUNTER
5774 /MESSAGE POINTER
7402 /ERROR HALT
7200 /TO NEXT TEST
18130 /182 LOOP/ SCOPE LOOP
7340 /SET AC=7777
3046 /PRESET REGA FOR NEXT TEST
    
```

/GENERAL GATE SHAKING TEST OF THE MODE-FLIP FLOPS

4445	JMS I	RANDOM	TS131	/GET RANDOM NUMBER
4454	CLAB	DCA		/SEND IT TO BUFFER
3054	DCA	SEND		/SAVE IT
1047	TAD	REGB		/GET TEST COUNTER
7006	RTL			/ROTATE TWO LEFT
7006	RTL			/ROTATE TWO LEFT
7006	RTL			/ROTATE TWO LEFT
0125	AND	K0700		/INSURE THAT MODE 0,1,201
6132	CLR			/SEND RANDOM NUMBER TO CONTROL REGISTER
7040	CHA			/COMMENT
0125	AND	K0700		/INSURE THAT MODE 0,1,201
6132	CLR			/SEND RANDOM NUMBER TO CONTROL REGISTER
6132	CLR			/INSURE THAT MODE 0,1,201
2047	ISE	REGB	TS131*3	/DONET
5210	JMP			/BACK 4096 TIMES
6136	CLBA			/GET TEST VALUE FROM BUFFER
3053	DCA	RXED		/SAVE IT
1053	TAD	RXED		/RESTORE IT
7041	CIA			/COMPLEMENT
1054	TAD	SEND		/SUBTRACT TEST NUMBER
7640	SEA	CLA		/EQUAL?
5237	JMP			/BUFF CHANGED IN ERROR
6137	CLCA			/READ COUNTER
3047	DCA	REGB		/SAVE IT
1047	TAD	REGB		/RESTORE IT
7650	SNA	CLA		/STILL ZERO?
4430	JMS I	ERROR		/CHECK MONITOR
4426	JMS I	ERROR		/COUNTER CHANGED IN ERROR
6021	TS131M			/MESSAGE POINTER
7402	HLT			/ERROR HALT
7200	CLA			/TO NEXT TEST
1205	TS131			/ISZ LOOP1 SCOPE LOOP
3047	DCA			/CLEAR FOR NEXT ISZ LOOP

```

/DOES MODE 2 1=0 CLK CNT?
4445 JMS I RANDOM      T5132,
1246 CLA8              TAD K0100
1247 DCA              SEND
1248 CLR              TAD K0100
1249 JMS I            T5133,
1250 CLR              TAD K0200
1251 1114            CLA
1252 6133            CLSA
1253 6133            CLA
1254 7200            CLN
1255 1116            CLA
1256 6134            TAD
1257 7200            CLN
1258 6132            CLA
1259 6133            CLR
1260 6132            CLC
1261 6137            DCA
1262 3053            CLA8
1263 6133            TAD
1264 1053            TAD
1265 7041            CIA
1266 1054            TAD
1267 7650            SNA CLA
1270 4426            JMS I ERROR
1271 4426            JMS I ERROR
1272 6056            T5132M
1273 7402            HLT
1274 7410            SKP
1275 1245            T5132

1276 1114            TAD K0100, T5133,
1277 6132            CLR
1278 6137            CLCA
1279 3053            DCA
1280 1053            TAD
1281 7650            SNA CLA
1282 4426            JMS I ERROR
1283 7402            HLT
1284 7410            SKP
1285 1276            T5133

4445 /GET RANDOM NUMBER
1246 /SEND IT TO BUFFER
1247 /SAVE IT
1248 /ZERO MODE 2
1249 /AC 0=1
1250 /GENERATE "CLR CNT"
1251 /CLEAR STATUS
1252 /CLEAR AC
1253 /SET AC 0=1
1254 /CLEAR AC
1255 /GENERATE "LOAD CNT"
1256 /SUBTRACT TEST NUMBER
1257 /EQUAL?
1258 /CHECK MONITOR
1259 /MODE 2 1=0 DID IT
1260 /MESSAGE POINTER
1261 /ERROR HALT
1262 /TO NEXT TEST
1263 /ISE LOOP1 SCOPE LOOP

4445 /DOES MODE 2 0=1 CLOCK CNT?
1276 1114            TAD K0100, T5133,
1277 6132            CLR
1278 6137            CLCA
1279 3053            DCA
1280 1053            TAD
1281 7650            SNA CLA
1282 4426            JMS I ERROR
1283 7402            HLT
1284 7410            SKP
1285 1276            T5133

1276 /SET AC 0=1
1277 /GENERATE "CLR CNT"
1278 /READ COUNTER
1279 /SAVE IT
1280 /RESTORE IT
1281 /ZERO?
1282 /CHECK MONITOR
1283 /MODE 2 0=1 FAILED
1284 /MESSAGE POINTER
1285 /ERROR HALT
1286 /TO NEXT TEST
1287 /ISE LOOP1 SCOPE LOOP

```

/DOES COUNTER OVERFLOW SET OVERFLOW FLAG?

1312	7300	CLA CLL	TS134,	/CLEAR AC
1313	6132	CLLR		/CLEAR STATUS
1314	1114	TAD	K0100	/SET AC 05#1
1315	6132	CLLR		/O TO COUNTER
1316	6135	CLSA		/CLEAR CLOCK STATUS
1317	7330	CLA CLL	CHL RAR	/SET AC#4000
1320	6133	CLAB		/SET BUFFER TO 4000
1321	7300	CLA CLL		/CLEAR AC
1322	1116	TAD	K0200	/SET AC 04#1
1323	6134	CLCN		/LOAD CNT (00) #1 1 TO OVERFLOW
1324	7300	CLA CLL		/CLEAR AC
1325	6133	CLAB		/CLEAR BUFFER
1326	6132	CLLR		/CLEAR ALL MODES
1327	1114	TAD	K0100	/SET AC 05#1
1330	6132	CLLR		/GEN "CLR CNT"
1331	6135	CLSA		/GET STATUS OF CLOCK
1332	7710	SPA CLA		/OVERFLOW SET?
1333	4430	JMS I	NEROR	/CHECK MONITOR
1334	4426	JMS I	ERORR	/OVERFLOW NOT SET
1335	6126	TS134H		/MESSAGE POINTER
1336	7402	HLT		/ERROR HALT
1337	7410	SKP		/TO NEXT TEST
1340	1312	TS134		/ISS LOOP1 SCOPE LOOP
1341	7300	CLA CLL		/RESET SEND
1342	3054	DCA		/SET AC#7777
1343	7340	CLA CLL	REGA	/PRESET ISS COUNTER FOR NEXT TEST
1344	3046	DCA		

/DOES CLSA (6135) CLEAR OVERFLOW FLOP?

1345	7500	TS135, CLA CLL	/CLEAR AC
1346	6132	CLLR	/CLEAR ALL MODES
1347	1114	TAD K0100	/SET AC 05#1
1350	6132	CLLR	/GEN "CLR CNT"
1351	6135	CLSA	/CLEAR CLOCK STATUS
1352	7330	CLA CLL CML RAR	/SET AC=4000
1353	6133	CLAB	/SET BUF=4000 OCTAL
1354	7300	CLA CLL	/CLEAR AC
1355	1116	TAD K0200	/SET AC 04#1
1356	6134	CLEN	/GEN LOAD CNT
1357	7300	CLA CLL	/CLEAR AC
1360	6133	CLAB	/ZERO BUF
1361	6132	CLLR	/CLEAR ALL MODES
1362	1114	TAD K0100	/SET AC 05#1
1363	6132	CLLR	/GEN "CLR CNT"
1364	7300	CLA CLL	/CLEAR AC
1365	6135	CLSA	/GET STATUS BIT 0#1
1366	7300	CLA CLL	/CLEAR AC
1367	6135	CLSA	/GET STATUS BIT 0#0
1370	7700	SMA CLA	/OVERFLOW SET?
1371	4430	JMS I	/CHECK MONITOR
1372	4426	JMS I	/CHECK MONITOR
1373	6132	TS135H	/MESSAGE POINTER
1374	7402	HLT	/ERROR HALT
1375	7410	SKP	/TO NEXT TEST
1376	1545	TS135	/ISE LOOP? SCOPE LOOP
1377	7340	CLA CLL CMA	/SET AC=7777
1400	3046	DCA	/PRESET REGA FOR NEXT TEST

/TEST OVERFLOW SKIP

1401 7300 TST36, CLA CLL

1402 6132 CLR

1403 1114 TAD K0100

1404 6132 CLR

1405 6135 CLSA

1406 7330 CLA CLL CHL RAR

1407 6133 CLAB

1410 7300 CLA CLL

1411 1116 TAD K0200

1412 6134 GEN

1413 7300 CLA CLL

1414 6133 CLAB

1415 6132 CLR

1416 1114 TAD K0300

1417 6132 CLR

1420 7300 CLA CLL

1421 6131 CLSK

1422 4530 JMC I ERROR

1423 4426 JMB I ERROR

1424 6177 TST36H

1425 7402 HLT

1426 7410 SKP

1427 1401 TST36

1430 7340 CLA CLL CMA

1431 3046 DCA

/TEST FOR NO INTERRUPT

1432 1033 TAD PNTA

1433 3052 DCA

1434 6001 ION

1435 7000 NOP

1436 6002 IOF

1437 4430 JMS I ERROR

1440 4426 JMS I ERROR

1441 6217 TST37M

1442 7402 HLT

1443 7410 SKP

1444 1432 TST37

1445 7340 CLA CLL CMA

1446 3246 DCA

/CLEAR AC

/SET AC 0591

/GEN "CLR CNT"

/CLEAR CLOCK STATUS

/SET AC 0491

/GEN LOAD CNT

/CLEAR AC

/CLR BUF

/CLEAR ALL MODES

/AC 0591

/GEN "CLR CNT"

/CLEAR AC

/OVERFLOW SET?

/CHECK MONITOR

/CLOCK PRESET DIDN'T 0 OVERFLOW ENABLE

/MESSAGE POINTER

/TO NEXT TEST

/ISZ LOOP1 SCOPE LOOP

/SET AC=7777

/RESET REGA FOR NEXT TEST

/GET RETURN POINTER TO LOCA

/PUT IT IN INTERRUPT HANDLER

/ENABLE INTERRUPTS

/WAIT

/DISABLE INTERRUPTS

/CHECK MONITOR

/ILLEGAL INTERRUPT OVERFLOW OVERFLOW ENABLED

/MESSAGE POINTER

/ERROR HALT

/TO NEXT TEST

/ISZ LOOP1 SCOPE LOOP

/SET AC=7777

/RESET REGA FOR NEXT TEST

```

/SET INT ENABLE
1447 1114 T138, TAD R3100
1450 6134 CLEN
1451 7300 CLA CL
1452 6131 CLSK
1453 7410 SKP
1454 4430 JMS I ERROR
1455 4426 JMS I ERROR
1456 6240 T138M
1457 7402 HLT
1460 7410 SKP
1461 1447 T138
1462 7340 CLA CL CMA
1463 3046 DCA REGA
/TEST FOR CLOCK INTERRUPT
1464 1034 T139, TAD PNTB
1465 3052 DCA RETURN
1466 6001 ION
1467 7000 NOP
1470 6002 IOP
1471 7410 SKP
1472 4430 JMS I ERROR
1473 4426 JMS I ERROR
1474 6257 T139M
1475 7402 HLT
1476 7410 SKP
1477 1464 T139
1480 7340 CLA CL CMA
1501 3046 DCA REGA
/SET AC 05=1
1450 6134 CLEN
1451 7300 CLA CL
1452 6131 CLSK
1453 7410 SKP
1454 4430 JMS I ERROR
1455 4426 JMS I ERROR
1456 6240 T138M
1457 7402 HLT
1460 7410 SKP
1461 1447 T138
1462 7340 CLA CL CMA
1463 3046 DCA REGA
/TURN ON CLOCK OVERFLOW INT
1450 6134 CLEN
1451 7300 CLA CL
1452 6131 CLSK
1453 7410 SKP
1454 4430 JMS I ERROR
1455 4426 JMS I ERROR
1456 6240 T138M
1457 7402 HLT
1460 7410 SKP
1461 1447 T138
1462 7340 CLA CL CMA
1463 3046 DCA REGA
/INTERRUPT SET?
1450 6134 CLEN
1451 7300 CLA CL
1452 6131 CLSK
1453 7410 SKP
1454 4430 JMS I ERROR
1455 4426 JMS I ERROR
1456 6240 T138M
1457 7402 HLT
1460 7410 SKP
1461 1447 T138
1462 7340 CLA CL CMA
1463 3046 DCA REGA
/CHECK MONITOR
1450 6134 CLEN
1451 7300 CLA CL
1452 6131 CLSK
1453 7410 SKP
1454 4430 JMS I ERROR
1455 4426 JMS I ERROR
1456 6240 T138M
1457 7402 HLT
1460 7410 SKP
1461 1447 T138
1462 7340 CLA CL CMA
1463 3046 DCA REGA
/CLK FAILED TO SKIP OVERFLOW=1 EN OV INT=1
1450 6134 CLEN
1451 7300 CLA CL
1452 6131 CLSK
1453 7410 SKP
1454 4430 JMS I ERROR
1455 4426 JMS I ERROR
1456 6240 T138M
1457 7402 HLT
1460 7410 SKP
1461 1447 T138
1462 7340 CLA CL CMA
1463 3046 DCA REGA
/ENABLE INTERRUPTS
1450 6134 CLEN
1451 7300 CLA CL
1452 6131 CLSK
1453 7410 SKP
1454 4430 JMS I ERROR
1455 4426 JMS I ERROR
1456 6240 T138M
1457 7402 HLT
1460 7410 SKP
1461 1447 T138
1462 7340 CLA CL CMA
1463 3046 DCA REGA
/PUT 1 IN INTERRUPT HANDLER
1450 6134 CLEN
1451 7300 CLA CL
1452 6131 CLSK
1453 7410 SKP
1454 4430 JMS I ERROR
1455 4426 JMS I ERROR
1456 6240 T138M
1457 7402 HLT
1460 7410 SKP
1461 1447 T138
1462 7340 CLA CL CMA
1463 3046 DCA REGA
/ENABLE INTERRUPTS
1450 6134 CLEN
1451 7300 CLA CL
1452 6131 CLSK
1453 7410 SKP
1454 4430 JMS I ERROR
1455 4426 JMS I ERROR
1456 6240 T138M
1457 7402 HLT
1460 7410 SKP
1461 1447 T138
1462 7340 CLA CL CMA
1463 3046 DCA REGA
/GET RETURN POINTER TO LOC8
1450 6134 CLEN
1451 7300 CLA CL
1452 6131 CLSK
1453 7410 SKP
1454 4430 JMS I ERROR
1455 4426 JMS I ERROR
1456 6240 T138M
1457 7402 HLT
1460 7410 SKP
1461 1447 T138
1462 7340 CLA CL CMA
1463 3046 DCA REGA
/PUT 1 IN INTERRUPT HANDLER
1450 6134 CLEN
1451 7300 CLA CL
1452 6131 CLSK
1453 7410 SKP
1454 4430 JMS I ERROR
1455 4426 JMS I ERROR
1456 6240 T138M
1457 7402 HLT
1460 7410 SKP
1461 1447 T138
1462 7340 CLA CL CMA
1463 3046 DCA REGA
/ENABLE INTERRUPTS
1450 6134 CLEN
1451 7300 CLA CL
1452 6131 CLSK
1453 7410 SKP
1454 4430 JMS I ERROR
1455 4426 JMS I ERROR
1456 6240 T138M
1457 7402 HLT
1460 7410 SKP
1461 1447 T138
1462 7340 CLA CL CMA
1463 3046 DCA REGA
/DISABLE INTERRUPTS
1450 6134 CLEN
1451 7300 CLA CL
1452 6131 CLSK
1453 7410 SKP
1454 4430 JMS I ERROR
1455 4426 JMS I ERROR
1456 6240 T138M
1457 7402 HLT
1460 7410 SKP
1461 1447 T138
1462 7340 CLA CL CMA
1463 3046 DCA REGA
/TO HERE IF NO INTERRUPT
1450 6134 CLEN
1451 7300 CLA CL
1452 6131 CLSK
1453 7410 SKP
1454 4430 JMS I ERROR
1455 4426 JMS I ERROR
1456 6240 T138M
1457 7402 HLT
1460 7410 SKP
1461 1447 T138
1462 7340 CLA CL CMA
1463 3046 DCA REGA
/CHECK WITH MONITOR
1450 6134 CLEN
1451 7300 CLA CL
1452 6131 CLSK
1453 7410 SKP
1454 4430 JMS I ERROR
1455 4426 JMS I ERROR
1456 6240 T138M
1457 7402 HLT
1460 7410 SKP
1461 1447 T138
1462 7340 CLA CL CMA
1463 3046 DCA REGA
/GLOCK INT FAILED TO INTERRUPT
1450 6134 CLEN
1451 7300 CLA CL
1452 6131 CLSK
1453 7410 SKP
1454 4430 JMS I ERROR
1455 4426 JMS I ERROR
1456 6240 T138M
1457 7402 HLT
1460 7410 SKP
1461 1447 T138
1462 7340 CLA CL CMA
1463 3046 DCA REGA
/MESSAGE POINTER
1450 6134 CLEN
1451 7300 CLA CL
1452 6131 CLSK
1453 7410 SKP
1454 4430 JMS I ERROR
1455 4426 JMS I ERROR
1456 6240 T138M
1457 7402 HLT
1460 7410 SKP
1461 1447 T138
1462 7340 CLA CL CMA
1463 3046 DCA REGA
/ERROR HALT?
1450 6134 CLEN
1451 7300 CLA CL
1452 6131 CLSK
1453 7410 SKP
1454 4430 JMS I ERROR
1455 4426 JMS I ERROR
1456 6240 T138M
1457 7402 HLT
1460 7410 SKP
1461 1447 T138
1462 7340 CLA CL CMA
1463 3046 DCA REGA
/TO NEXT TEST
1450 6134 CLEN
1451 7300 CLA CL
1452 6131 CLSK
1453 7410 SKP
1454 4430 JMS I ERROR
1455 4426 JMS I ERROR
1456 6240 T138M
1457 7402 HLT
1460 7410 SKP
1461 1447 T138
1462 7340 CLA CL CMA
1463 3046 DCA REGA
/ISZ LOOP1 SCOPE LOOP
1450 6134 CLEN
1451 7300 CLA CL
1452 6131 CLSK
1453 7410 SKP
1454 4430 JMS I ERROR
1455 4426 JMS I ERROR
1456 6240 T138M
1457 7402 HLT
1460 7410 SKP
1461 1447 T138
1462 7340 CLA CL CMA
1463 3046 DCA REGA
/SET AC=7777
1450 6134 CLEN
1451 7300 CLA CL
1452 6131 CLSK
1453 7410 SKP
1454 4430 JMS I ERROR
1455 4426 JMS I ERROR
1456 6240 T138M
1457 7402 HLT
1460 7410 SKP
1461 1447 T138
1462 7340 CLA CL CMA
1463 3046 DCA REGA
/PRESET REGA FOR NEXT TEST
1450 6134 CLEN
1451 7300 CLA CL
1452 6131 CLSK
1453 7410 SKP
1454 4430 JMS I ERROR
1455 4426 JMS I ERROR
1456 6240 T138M
1457 7402 HLT
1460 7410 SKP
1461 1447 T138
1462 7340 CLA CL CMA
1463 3046 DCA REGA

```

Address	Instruction	Address	Instruction	Address	Instruction
1502	CLA CLL	1502	CLA CLL	1502	TEST WITH FLAG UP ZERO OVERFLOW INT ENABLE
1503	CLEN	1503	CLEN	1503	
1504	CLSK	1504	CLSK	1504	
1505	JMS I	1505	JMS I	1505	
1506	JMS I	1506	JMS I	1506	
1507	TS140M	1507	TS140M	1507	
1510	HLT	1510	HLT	1510	
1511	SKP	1511	SKP	1511	
1512	TS140	1512	TS140	1512	
1513	CLL CLA CMA	1513	CLL CLA CMA	1513	
1514	DCA	1514	DCA	1514	
1515	TS141	1515	TS141	1515	
1516	CLEN	1516	CLEN	1516	
1517	CLA CLL	1517	CLA CLL	1517	
1520	CLR	1520	CLR	1520	
1521	CLSA	1521	CLSA	1521	
1522	CLA CLL	1522	CLA CLL	1522	
1523	CLSK	1523	CLSK	1523	
1524	JMS I	1524	JMS I	1524	
1525	JMS I	1525	JMS I	1525	
1526	TS141M	1526	TS141M	1526	
1527	HLT	1527	HLT	1527	
1530	SKP	1530	SKP	1530	
1531	TS141	1531	TS141	1531	
1532	CLA CLL CMA	1532	CLA CLL CMA	1532	
1533	DCA	1533	DCA	1533	
1534	TS142	1534	TS142	1534	
1535	PNTC	1535	PNTC	1535	
1536	DCA	1536	DCA	1536	
1537	ION	1537	ION	1537	
1540	NOP	1540	NOP	1540	
1541	IOF	1541	IOF	1541	
1542	JMS I	1542	JMS I	1542	
1543	JMS I	1543	JMS I	1543	
1544	TS142M	1544	TS142M	1544	
1545	HLT	1545	HLT	1545	
1546	SKP	1546	SKP	1546	
1547	TS142	1547	TS142	1547	
1550	ISZ	1550	ISZ	1550	
1551	REGB	1551	REGB	1551	
1552	JMP I	1552	JMP I	1552	
1553	CLA CLL CMA	1553	CLA CLL CMA	1553	
1554	DCA	1554	DCA	1554	
1555	TS142	1555	TS142	1555	
1556	REGA	1556	REGA	1556	
1557	TS142	1557	TS142	1557	
1558	REGA	1558	REGA	1558	
1559	TS142	1559	TS142	1559	
1560	REGA	1560	REGA	1560	
1561	TS142	1561	TS142	1561	
1562	REGA	1562	REGA	1562	
1563	TS142	1563	TS142	1563	
1564	REGA	1564	REGA	1564	
1565	TS142	1565	TS142	1565	
1566	REGA	1566	REGA	1566	
1567	TS142	1567	TS142	1567	
1568	REGA	1568	REGA	1568	
1569	TS142	1569	TS142	1569	
1570	REGA	1570	REGA	1570	
1571	TS142	1571	TS142	1571	
1572	REGA	1572	REGA	1572	
1573	TS142	1573	TS142	1573	
1574	REGA	1574	REGA	1574	
1575	TS142	1575	TS142	1575	
1576	REGA	1576	REGA	1576	
1577	TS142	1577	TS142	1577	
1578	REGA	1578	REGA	1578	
1579	TS142	1579	TS142	1579	
1580	REGA	1580	REGA	1580	
1581	TS142	1581	TS142	1581	
1582	REGA	1582	REGA	1582	
1583	TS142	1583	TS142	1583	
1584	REGA	1584	REGA	1584	
1585	TS142	1585	TS142	1585	
1586	REGA	1586	REGA	1586	
1587	TS142	1587	TS142	1587	
1588	REGA	1588	REGA	1588	
1589	TS142	1589	TS142	1589	
1590	REGA	1590	REGA	1590	
1591	TS142	1591	TS142	1591	
1592	REGA	1592	REGA	1592	
1593	TS142	1593	TS142	1593	
1594	REGA	1594	REGA	1594	
1595	TS142	1595	TS142	1595	
1596	REGA	1596	REGA	1596	
1597	TS142	1597	TS142	1597	
1598	REGA	1598	REGA	1598	
1599	TS142	1599	TS142	1599	
1600	REGA	1600	REGA	1600	

```

/GET RETURN POINTER TO LOGC
/PUT IT IN INTERRUPT HANDLER
/ENABLE INTERRUPTS
/WAIT
/DISABLE INTERRUPTS
/CHECK MONITOR
/ILLEGAL CLOCK INTERRUPT
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISZ LOOP1 SCOPE LOOP
/INCREMENT PASS COUNTER
/CROSS-PAGE TO TEST 33 4000 TIMES
/SET AC=7777
/PRESET REGA FOR NEXT TEST

```

```

/SET AC 0501
/ENABLE INTERRUPTS
/CLEAR AC
/STOP THE CLOCK
/READ AND ZERO FLAG
/CLEAR AC
/INTERRUPT SET?
/CHECK MONITOR
/BAD INTERRUPT CONDITION STILL EXISTS
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISZ LOOP1 SCOPE LOOP
/SET AC=7777
/PRESET REGA FOR NEXT TEST

```

```

/CLEAR AC
/CLOCK ENABLE
/INTERRUPT AVAILABLE?
/CHECK MONITOR
/OVERFLOW ENABLE MON'T ZERO
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISZ LOOP1 SCOPE LOOP
/SET AC=7777
/PRESET REGA FOR NEXT TEST

```


/COUNTER CARRY TESTING
 /COUNTER PRESET SUCH THAT CLOCK CNT RAISES BIT IN QUESTION
 /DOES BIT 11 SET UP?

1593 7200
 1594 6132
 1595 6133
 1596 1114
 1597 6132
 1598 6135
 1599 6135
 1600 7200
 1601 3025
 1602 3025
 1603 3024
 1604 6133
 1605 1115
 1606 6134
 1607 5134
 1608 7300
 1609 6132
 1610 6132
 1611 7340
 1612 3046

TS143, CLA

CLA
 CLR
 CLB

K0100

TAD
 CLR
 CLS

DCA
 DCA
 DCA

SEND
 SEND
 SEND

K0200

TAD
 CLR
 CLX

RXED
 TAD
 TAD

M0001

SNA
 JMP
 JMR

ISZ
 CNTR
 CNTR

DN43
 JMR
 SKP

JMS
 JMS
 JMS

TS143M
 HLT
 SKP

CLA
 CLA
 DCA

FD43,

BK43,

/CLEAR AC
 /CLEAR ALL MODES
 /CLEAR BUF
 /SET AC 0941
 /GEN "CLR CNT"
 /CLEAR STATUS
 /CLEAR AC

/CLEAR COUNTER
 /CLEAR SEND
 /CLEAR BUFFER
 /MODE 1
 /ENABLE MODE

/CLEAR AC
 /SELECT 100 Hz RATE TO BE USED IN TEST 43 TO TEST 54
 /ENABLE RATE
 /READ COUNTER

/SAVE IT
 /FETCH IT
 /BIT 11 AND ONLY BIT 11 SET?
 /IF NOT, WAIT A WHILE

/SETI GO CHECK MONITOR (.04)
 /TIMER DONE?
 /NO, GO BACK (.07)
 /TO HERE IF BAD BIT
 /CHECK MONITOR
 /BIT 11 FAILED TO GET SET BY A CLOCK PULSE

/MESSAGE POINTER
 /ERROR HALT
 /TO NEXT TEST
 /100 LOOP SCOPE LOOP
 /SET AC 7777
 /PRESET REGA FOR NEXT TEST

/DOES BIT 10 SET UP?

1613	7200	CLA	TS144,
1614	6132	CLR	
1615	6133	CLAB	
1616	6132	CLR	
1617	6135	CLSA	
1620	7200	CLA	
1621	3025	DCA	
1622	1075	TAD	K0001
1623	6133	CLAB	
1624	3054	DCA	SEND
1625	1116	TAD	K0200
1626	6134	CLEN	
1627	7300	CLA CL	
1630	1137	TAD	K5300
1631	6132	CLR	
1632	6137	CLCA	
1633	3053	DCA	RXED
1634	1053	TAD	RXED
1635	1145	TAD	M0002
1636	7050	SNA CLA	
1637	5243	JMP	04
1640	2025	ISE	CNTR
1641	5232	JMP	07
1642	7410	SKP	
1643	4430	JMS I	ERROR
1644	4426	JMS I	ERROR
1645	6377	TS144M	
1646	7402	HLT	
1647	7410	SKP	
1650	1013	TS144	
1651	7040	CLA CL	CMA
1652	3046	DCA	REGA

/CHECK MONITOR
 /BIT 10 FAILED TO GET SET BY COUNTING
 /MESSAGE POINTER
 /ERROR HALT
 /TO NEXT TEST
 /ISE LOOP/ SCOPE LOOP
 /SET AG=777
 /PRESET REGA FOR NEXT TEST

/BIT 10, AND ONLY BIT 10, SET?

/PRESET FOR BIT 10

DOES BIT 9 SET UP?

1653	7200	CLA	TS145,
1654	6132	CLR	
1655	6133	CLAB	
1656	1114	TAD	
1657	6132	CLR	
1660	6135	CLSA	
1661	7200	CLA	
1662	3025	DCA	
1663	1077	TAD	
1664	6133	CLAB	
1665	3054	DCA	
1666	1116	TAD	
1667	6134	CLEN	
1670	7300	CLA CLL	
1671	1137	TAD	K5100
1672	6132	CLR	
1673	6137	CLCA	
1674	3053	DCA	
1675	1053	TAD	RXED
1676	1146	TAD	M0004
1677	7650	SNA CLA	
1700	5304	JMP	4
1701	2025	ISZ	CNTR
1702	5273	JMP	7
1703	7410	SKP	
1704	4430	JMS I	ERROR
1705	4426	JMS I	ERROR
1706	6416	TS145M	
1707	7402	HLT	
1710	7410	SKP	
1711	1653	TS145	
1712	7340	CLA CLL	REGA
1713	3046	DCA	

/CHECK MONITOR
 /BIT 9 FAILED TO GET SET BY COUNTING
 /MESSAGE POINTER
 /ERROR HALT
 /TO NEXT TEST
 /ISZ LOOP/ SCOPE LOOP
 /SET AC=7777
 /RESET REGA FOR NEXT TEST

 /BIT 09, AND ONLY BIT 09, SET?

 /PRESET FOR BIT 09

/DOES BIT 0 SET UP?

1714	1714	CLA
1715	1715	CLR
1716	1716	CLAB
1717	1717	TAD
1720	1720	CLR
1721	1721	CLSA
1722	1722	CLA
1723	1723	DCA
1724	1724	TAD
1725	1725	CLAB
1726	1726	DCA
1727	1727	TAD
1730	1730	CLBN
1731	1731	CLA CLL
1732	1732	TAD
1733	1733	LLR
1734	1734	CLCA
1735	1735	DCA
1736	1736	RXED
1737	1737	TAD
1740	1740	SNA CLA
1741	1741	JMP
1742	1742	ISE
1743	1743	JMP
1744	1744	SKP
1745	1745	JMS I
1746	1746	JMS I
1747	1747	TST46M
1750	1750	HLT
1751	1751	SKP
1752	1752	TST46
1753	1753	CLA CLL
1754	1754	DCA

```

/CHECK MONITOR
/BIT 0 FAILED TO GET SET BY COUNTING
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISE LOOP/ SCOPE LOOP
/SET AC=777
/PRESET REGA FOR NEXT TEST

```

/BIT 0 AND ONLY BIT 00, SET?

/PRESET FOR BIT 00

/DOCS BIT 7 SET UP?

1755	7200	CLA	TS147,	
1756	6132	CLR		
1757	6133	CLAB		
1760	1114	TAD		
1761	6132	CLR		
1762	6133	CLSA		
1763	7200	CLA		
1764	3025	DCA		
1765	1106	TAD		
1766	6133	CLAB		
1767	3054	DCA		
1768	1116	TAD		
1771	6134	CLEN		
1772	7300	CLA CL		
1773	1137	TAD		
1774	6132	CLR		
1775	6137	CLCA	BK47,	
1776	3053	DCA		
1777	1093	TAD		
2000	1190	TAD		
2001	7090	SNA CLA		
2002	5206	JMP	..4	
2003	2025	ISZ	CNTR	
2004	5423	JMP	DN47	
2005	7410	SKP		
2006	4430	JMS	ERROR	
2007	4426	JMS	ERROR	
2010	6494	TS147M		
2011	7402	HLT		
2012	7410	SKP		
2013	1755	TS147		
2014	7340	CLA CL	CMY	
2015	3046	DCA	REGA	

/CHECK MONITOR
/BIT 7 FAILED TO GET SET BY COUNTING
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISZ LOOP/ SCOPE LOOP
/SET AC=7777
/PRESET REGA FOR NEXT TEST

/PRESET FOR BIT 07

/BIT 07, AND ONLY BIT 07, SET?

((=7))

/DOES BIT 6 SET UP?

CLR CLA TST48,

CLR CLA

CLR CLA

CLR CLA

CLR CLA

CLR CLA

CLR CLA

CLR CLA

CLR CLA

CLR CLA

CLR CLA

CLR CLA

CLR CLA

CLR CLA

CLR CLA

CLR CLA

CLR CLA

CLR CLA

CLR CLA

CLR CLA

CLR CLA

CLR CLA

CLR CLA

CLR CLA

CLR CLA

CLR CLA

CLR CLA

CLR CLA

CLR CLA

/CHECK MONITOR
/BIT 6 FAILED TO GET SET BY COUNTING
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISE LOOP1 SCOPE LOOP
/SET AC=7777
/PRESET REGA FOR NEXT TEST

/BIT 6 AND ONLY BIT 06, SET?

/PRESET FOR BIT 06

2016	7200	CLA
2017	6132	CLR
2020	6133	CLAB
2021	1114	TAD
2022	6132	CLR
2023	6135	CLSA
2024	7200	CLA
2025	3025	DCA
2026	1110	TAD
2027	6133	CLAB
2030	3054	DCA
2031	1116	TAD
2032	6134	CLEN
2033	7300	CLA CLL
2034	1137	TAD
2035	6132	CLR
2036	6137	CLCA
2037	3053	DCA
2040	1053	TAD
2041	1151	TAD
2042	7650	SNA CLA
2043	5247	JMP
2044	2025	ISE
2045	5236	JMP
2046	7410	SKP
2047	4430	JMS I
2050	4426	JMS I
2051	6473	TST48H
2052	7402	HLT
2053	7410	SKP
2054	2016	TST48
2055	7340	CLA CLL CMA
2056	3046	DCA

/DOES BIT 5 SET UP?

2057	7200	CLA	TST49,
2060	6132	CLR	
2061	6133	CLAB	
2062	1114	TAD	K0100
2063	6132	CLR	
2064	6135	CLSA	
2065	7200	CLA	
2066	3025	DCA	
2067	1113	TAD	K0077
2070	6133	CLAB	
2071	3054	DCA	
2072	1116	TAD	K0200
2073	6134	CLEN	
2074	7300	CLA	CLL
2075	1137	TAD	K5100
2076	6132	CLR	
2077	6137	CLCA	
2100	3053	DCA	
2101	1053	TAD	
2102	1153	TAD	M0100
2103	7050	SNA	CLA
2104	5310	JMP	.44
2105	2025	ISE	CNTR
2106	5277	JMP	.47
2107	7410	SKP	
2110	4430	JMS	I
2111	4426	JMS	I
2112	6912	TST49M	
2113	7402	HLT	
2114	7410	SKP	
2115	2057	TST49	
2116	7340	CLA	CLL
2117	3046	DCA	REGA

/CHECK MONITOR
 /BIT 5 FAILED TO GET SET BY COUNTING
 /MESSAGE POINTER
 /ERROR HALT
 /TO NEXT TEST
 /ISE LOOP1 SCOPE LOOP
 /SET AC=7777
 /PRESET REGA FOR NEXT TEST

/BIT 05, AND ONLY BIT 05, SET?

/PRESET FOR BIT 05

/DOES BIT 4 SET UP?

2120	7200	CLA	TST50,
2121	6132	CLR	
2122	6133	CLAB	
2123	1114	TAD	K0100
2124	6132	CLR	
2125	6135	CLSA	
2126	7200	CLA	
2127	3025	DCA	CNTR
2130	1115	TAD	K0177
2131	6133	CLAB	
2132	3054	DCA	SEND
2133	1116	TAD	K0200
2134	6134	CLEN	
2135	7300	CLA	CLL
2136	1137	TAD	K5100
2137	6132	CLR	
2140	6137	CLCA	
2141	3053	DCA	RXED
2142	1093	TAD	RXED
2143	1154	TAD	M0200
2144	7650	SMA	CLA
2145	5357	JMP	.44
2146	2025	ISE	CNTR
2147	5340	JMP	.47
2150	7410	SKP	
2151	4430	JMS	I
2152	4426	JMS	I
2153	6531	TST50M	
2154	7402	HLT	
2155	7410	SKP	
2156	2120	TST50	
2157	7340	CLA	CLL
2160	3046	DCA	REGA

/CHECK MONITOR
/BIT 4 FAILED TO GET SET BY COUNTING
/MESSAGE POINTER
/ERROR HALT

/BIT 04, AND ONLY BIT 04, SET?

/PRESET FOR BIT 04

/PRESET REGA FOR NEXT TEST
/ISS LOOP1 SCOPE LOOP
/TO NEXT TEST
/SET AC=7777

/DOES BIT 3 SET UP?

2161	7200	CLA	TS151,
2162	6132	CLR	
2163	6133	CLAB	
2164	1114	TAD	K0100
2165	6132	CLR	
2166	6135	CLSA	
2167	7200	CLA	
2170	3025	DCA	CNTR
2171	1121	TAD	K0377
2172	6133	CLAB	
2173	3034	DCA	SEND
2174	1116	TAD	K0200
2175	6134	CLEN	
2176	7300	CLA	CLL
2177	1137	TAD	K5100
2200	6132	CLR	
2201	6137	CLCA	
2202	3053	DCA	RXED
2203	1053	TAD	RXED
2204	1155	TAD	M0400
2205	7650	SNA	CLA
2206	5212	JMP	'44
2207	2025	ISE	CNTR
2210	5201	JMP	'=7
2211	7410	SKP	
2212	4430	JMS	ERROR
2213	4426	JMS	ERROR
2214	6550	TS151M	
2215	7402	HLT	
2216	7410	SKP	
2217	2161	TS151	
2220	7340	CLA	CLL
2221	3046	DCA	REGA

/CHECK MONITOR
/BIT 3 FAILED TO GET SET BY COUNTING
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISE LOOP/ SCOPE LOOP
/SET AC=7777
/PRESET REGA FOR NEXT TEST

/BIT 03, AND ONLY BIT 03, SET?

/PRESET FOR BIT 03

/DOES BIT 2 SET UP?

```

2222 7200 CLA TST52,
2223 6132 CLR
2224 6133 CLAB
2225 1114 TAD K0100
2226 6132 CLR
2227 6135 CLSA
2230 7200 CLA
2231 3025 DCA CNTR
2232 1126 TAD K0777
2233 6133 CLAB
2234 3054 DCA SEND
2235 1116 TAD K0200
2236 6134 CLFN
2237 7300 CLA CLP K5100
2240 1137 TAD K5100
2241 6132 CLR
2242 6137 CLCA
2243 3053 DCA RXED
2244 1053 TAD RXED
2245 1156 TAD M1000
2246 1150 SNA CLP
2247 5253 JMP
2250 2025 TSM CNTR
2251 5242 JMP
2252 7410 SKP
2253 4430 JMS I NERROR
2254 4426 JMS I NERROR
2255 6567 TST52M
2256 7402 HLT
2257 7410 SKP
2260 2222 TST52
2261 7340 CLA CLP
2262 3046 DCA REGA
    
```

```

/CHECK MONITOR
/BIT 2 FAILED TO GET SET BY COUNTING
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISS LOOP1 SCOPE LOOP
/SET AC=7777
/PRESET REGA FOR NEXT TEST
    
```

/BIT 02, AND ONLY BIT 02, SET?

/PRESET FOR BIT 02

/DOES BIT 1 SET UP?
 /TST53, CLA

2263	7200	CLA
2264	6132	CLR
2265	6133	CLAB
2266	1114	TAD
2267	6132	CLR
2270	6135	CLSA
2271	7200	CLA
2272	3025	DCA
2273	1131	TAD
2274	6133	CLAB
2275	3054	DCA
2276	1116	TAD
2277	6134	CLEN
2300	7300	CLA CLL
2301	1137	TAD
2302	6132	CLR
2303	6137	CLCA
2304	3053	DCA
2305	1053	TAD
2306	1160	TAD
2307	7050	SNA CLA
2310	5314	JMP
2311	2025	ISA
2312	5303	JMP
2313	7410	SKP
2314	4430	JMS I
2315	4426	JMS I
2316	6006	TST53M
2317	7402	HLT
2320	7410	SKP
2321	2263	TST53
2322	7340	CLA CLL
2323	3046	DCA
2263	7200	CLA
2264	6132	CLR
2265	6133	CLAB
2266	1114	TAD
2267	6132	CLR
2270	6135	CLSA
2271	7200	CLA
2272	3025	DCA
2273	1131	TAD
2274	6133	CLAB
2275	3054	DCA
2276	1116	TAD
2277	6134	CLEN
2300	7300	CLA CLL
2301	1137	TAD
2302	6132	CLR
2303	6137	CLCA
2304	3053	DCA
2305	1053	TAD
2306	1160	TAD
2307	7050	SNA CLA
2310	5314	JMP
2311	2025	ISA
2312	5303	JMP
2313	7410	SKP
2314	4430	JMS I
2315	4426	JMS I
2316	6006	TST53M
2317	7402	HLT
2320	7410	SKP
2321	2263	TST53
2322	7340	CLA CLL
2323	3046	DCA

/PRESET FOR BIT 01

/BIT 01, AND ONLY BIT 01, SET?

/CHECK MONITOR
 /BIT 1 FAILED TO GET SET BY COUNTING
 /MESSAGE POINTER
 /ERROR HALT

/TO NEXT TEST
 /ISS LOOP1 SCOPE LOOP
 /SET AC=7777
 /PRESET REGA FOR NEXT TEST

/DOES BIT 0 SET UP?

2324 7200 CLA TST54, CLA

2325 6132 CLR

2326 6133 CLAB

2327 1114 TAD

2328 6132 CLR

2329 6135 CLSA

2330 7200 CLA

2331 3025 DCA

2332 1334 TAD

2333 6133 CLAB

2334 3054 DCA

2335 1116 TAD

2336 6134 CLEN

2337 7300 CLA CL

2338 1137 TAD

2339 6132 CLR

2340 3054 DCA

2341 6137 CLCA

2342 1053 RXED

2343 1053 RXED

2344 1161 TAD

2345 7050 SNA CLA

2346 5355 JMP

2347 2025 ISE

2348 5344 JMP

2349 7410 SKP

2350 4430 JMS I

2351 4426 JMS I

2352 6025 TST54M

2353 7402 HLT

2354 7410 SKP

2355 2324 TST54

2356 7340 CLA CL CMA

2357 3046 DCA REGA

/CHECK MONITOR
/BIT 0 FAILED TO GET SET BY COUNTING
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISZ LOOP/ SCOPE LOOP
/SET AC = 7777
/PRESET REGA FOR NEXT TEST

/BIT 00, AND ONLY BIT 00, SET?

/PRESET FOR BIT 00

/DOES COUNTER COUNT NORMALLY AND AT ALL RATES?
/CHECK 400 KHZ RATE

2365	7300	19155,	CLA CLL		/CLEAR AC
2366	1157		TAD M1400		/GET PRESET
2367	3047		DCA REG8		/SET UP FOR TIMER
2370	1127		TAD K1000		/GET AC 02
2371	6132		CLLR		/SET 400KC RATE
2372	7300		CLA CLL		
2373	2047	BK55,	ISS REG8		INCREMENT COUNT
2374	7410		SKP		TIMER OK
2375	5467		JMP I UP55		TIMER NOT OK (.05)
2376	6135		CLSA		GET STATUS
2377	7000		NOP		WAIT
2400	7700		SMA CLA		OVERFLOW?
2401	5424		JMP I DNS5		TRY AGAIN (.05)
2402	4430		JMS I ERROR		CHECK MONITOR
2403	4426	FD55,	JMS I ERROR		400 KC FAILED
2404	6644		TS155M		MESSAGE POINTER
2405	7402		HLT		ERROR HALT
2406	7410		SKP		TO NEXT TEST
2407	2065		TS155		ISS LOOP1 SCOPE LOOP
2410	7340		CLA CLL CMA		/SET AC = 7777
2411	3046		DCA REGA		/PRESET REGA
2412	7300	19156,	CLA CLL		/CLEAR AC
2413	1163		TAD M5400		/GET PRESET
2414	3047		DCA REG8		/SET UP TIMER
2415	1132		TAD K2000		/GET AC 01
2416	6132		CLLR		/SET 100 KHZ RATE
2417	7300		CLA CLL		INCREMENT COUNT
2420	2047		ISS	REG8	TIMER OK
2421	7410		SKP		TIMER NOT OK
2422	5230		JMP	.05	TIMER NOT OK
2423	6135		CLSA		GET STATUS
2424	7000		NOP		WAIT
2425	7700		SMA CLA		OVERFLOW?
2426	5220		JMP	.05	TRY AGAIN
2427	4430		JMS I ERROR		CHECK MONITOR
2430	4426		JMS I ERROR		100KC FAILED
2431	6661		TS156M		MESSAGE POINTER
2432	7402		HLT		ERROR HALT
2433	7410		SKP		TO NEXT TEST
2434	2412		TS156		ISS LOOP1 SCOPE LOOP
2435	7340		CLA CLL CMA		/SET AC = 7777
2436	3046		DCA REGA		/PRESET REGA

Address	Instruction	Address	Instruction	Address	Instruction
2437	CLA CLL	7300	79157,	2437	1347
2440	TAD	M0100		2441	3050
2441	DCA	REGC		2442	1356
2443	DCA	REGB		2443	3047
2444	REGB	DCA		2444	1353
2445	TAD	TAD	K3000	2445	6132
2446	CLLR	CLLR		2446	7300
2447	CLA CLL	REGB		2447	2047
2450	SKP	REGC		2450	7410
2451	ISE	REGC		2451	2050
2452	SKP			2452	7410
2453	JMP			2453	5261
2454	CLSA			2454	6135
2455	NOP			2455	7000
2456	SMA CLA			2456	7700
2457	JMP			2457	5247
2460	JMS I			2460	4430
2461	JMS I			2461	4426
2462	TST57M			2462	6676
2463	HLT			2463	7402
2464	SKP			2464	7410
2465	TST57			2465	2437
2466	CLA CLL			2466	7340
2467	DCA			2467	3046
2470	DCA			2470	3047
2471	7000	79158,		2471	7000
2472	TAD	M0100		2472	1153
2473	DCA	REGC		2473	3050
2474	TAD	TAD	K4100	2474	1136
2475	CLLR	CLLR		2475	6132
2476	CLA CLL	REGB		2476	7300
2477	ISE	REGB		2477	2047
2501	SKP	REGC		2501	2050
2502	SKP			2502	7410
2503	JMP			2503	5311
2504	CLSA			2504	6135
2505	NOP			2505	7000
2506	SMA CLA			2506	7700
2507	JMP			2507	5277
2510	JMS I			2510	4430
2511	JMS I			2511	4426
2512	TST58M			2512	6713
2513	HLT			2513	7402
2514	SKP			2514	7410
2515	TST58			2515	2471
2516	CLA CLL			2516	7340
2517	DCA			2517	3046

/CHECK 10 KHZ RATE

79157, CLA CLL

REGB

REGC

REGB

REGC

REGB

REGC

REGC

REGC

REGC

REGC

/CLEAR AC

/GET P-RESET

/SET UP FOR X10

/SET 10KC RATE

/INCREMENT COUNT

/TIMER OK

/MULTIPLIER OK

/TIMER NOT OK

/WAIT

/OVERFLOW?

/TRY AGAIN

/CHECK MONITOR

/10KC FAILED

/MESSAGE POINTER

/ERROR HALT

/TO NEXT TEST

/ISE LOOP/ SCOPE LOOP

/SET AC # 7777

/PRESET REGA

/CLEAR REGB

/TEST 1KHZ RATE

CLA CLL

CLA CLL

CLA CLL

CLA CLL

CLA CLL

CLA CLL

CLA CLL

PRESET REGA

/CHECK 100 CPS RATE

2520	7300	CLA CLL	TST59,
2521	3047	DCA	
2522	1153	TAD	M0100
2523	3050	DCA	REGC
2524	1155	TAD	M0400
2525	6133	CLAB	
2526	7300	CLA CLL	K0200
2527	1116	TAD	
2530	6134	CLEN	
2531	7300	CLA CLL	K0300
2532	1137	TAD	
2533	6132	CLLR	
2534	7300	CLA CLL	
2535	2047	ISZ	REGC
2536	7410	SKP	
2537	2050	ISZ	REGC
2540	7410	SKP	
2541	5347	JMP	'06
2542	6135	CLSA	
2543	7000	NOP	
2544	7700	SMA CLA	'01
2545	5335	JMP	
2546	4430	JMS I	ERROR
2547	4426	JMS I	ERROR
2550	6727	TST59M	
2551	7402	HLT	
2552	7610	SKP CLA	
2553	2920	TST59	M0100
2554	1153	TAD	
2555	3046	DCA	REGA
2556	3047	DCA	REGB

/CLEAR REGB

/CLEAR AC
 /GET PRESRT
 /SET FOR X100
 /GET PRESRT
 /PRESRT BUFFER
 /CLEAR AC
 /SET AC 05#1
 /ENABLE PRESRT
 /SET 100 CPS RATES
 /ENABLE RATE
 /CLEAR AC
 /INCREMENT TIME
 /INCREMENT MULTIPLIER
 /TIME OK
 /TIME NOT OK: RATE FAILED
 /GET STATUS
 /WAIT
 /OVERFLOW?
 /TRY AGAIN
 /CHECK MONITOR
 /RATE 100 HE FAILED

/CHECK CHANNEL 1 INPUT RATE (RATE MUST BE BETWEEN 47 CPS AND 180 KHZ)
 /((INSURE THAT AN INPUT IS PROVIDED))

```

2557 7300 CLA CLL TST60,
2560 1107 TAD K0020
2561 6134 CLEN
2562 7200 CLA
2563 1142 TAD K0000
2564 6132 CLR
2565 7300 CLA CLL TST60N,
2566 6137 CPCA
2567 3054 DCA
2570 2047 ISZ
2571 5370 JMP
2572 6137 CPCA
2573 7041 CIA
2574 1054 TAD
2575 7040 SEA CLA
2576 4430 JMS I NERROR
2577 4426 JMS I ERROR
2600 6745 TST60M
2601 7402 HLT
2602 7410 SKP
2603 2565 TST60N
2557 7300 CLA CLL TST60,
2560 1107 TAD K0020
2561 6134 CLEN
2562 7200 CLA
2563 1142 TAD K0000
2564 6132 CLR
2565 7300 CLA CLL TST60N,
2566 6137 CPCA
2567 3054 DCA
2570 2047 ISZ
2571 5370 JMP
2572 6137 CPCA
2573 7041 CIA
2574 1054 TAD
2575 7040 SEA CLA
2576 4430 JMS I NERROR
2577 4426 JMS I ERROR
2600 6745 TST60M
2601 7402 HLT
2602 7410 SKP
2603 2565 TST60N
    /CLEAR AC
    /GET AC 05
    /ENABLE CHANNEL 1 INPUT
    /GET AC 01
    /ENABLE RATE=CHANNEL 1 INPUT
    /CLEAR AC
    /GET COUNTER
    /SAVE IT
    /WAIT
    /GET COUNTER
    /ZIS COMPLEMENT
    /COMPARE
    /HAS IT CHANGED?
    /CHECK MONITOR
    /CHAN 1 LOCKED UP
    /MESSAGE POINTER
    /ERROR HALT
    /TO NEXT TEST
    /SCOPE LOOP, ISZ LOOP
    
```


/SIMULATED INPUT TESTS CHANNEL 3

2604	1075	/SET AC 1181	TAD	K0001	TS161	2604
2605	6134	/ENABLE CHANNEL 3	CLEN			2605
2606	6132	/SET EVENT FLOP	CLR			2606
2607	6132	/SET SET PRE-EVENT FLOP	CLR			2607
2610	7500	/CLEAR AG	CLA CLR			2610
2611	6134	/CLEAR ENABLES	CLEN			2611
2612	6135	/GET STATUS	CLSA			2612
2613	0134	/IGNORE O/FLO	AND	K3777		2613
2614	3054	/SAVE IT	DCA			2614
2615	6135	/GET STATUS AGAIN	CLSA			2615
2616	0077	/SAVE CHANNEL 3	AND	K0003		2616
2617	3053	/SAVE IT	DCA			2617
2620	1053	/FETCH IT	TAD			2620
2621	7040	/CHANNEL 3 07	SEA CLA			2621
2622	5470	/CLSA DOESN'T 0 INPUT CHANNEL 3 (0-6)	JMP I	UP61		2622
2623	1054	/GET STATUS	TAD			2623
2624	7041	/2'S COMPLEMENT	CIA			2624
2625	1077	/SUBTRACT SET	TAD	K0003		2625
2626	7050	/EQUAL?	SNA CLA			2626
2627	4430	/CHECK MONITOR	JMS I	ERROR		2627
2630	4426	/BOTH PRE-EVENT AND EVENT NOT SET	JMS I	ERROR		2630
2631	6766	/MESSAGE POINTER	TS161M			2631
2632	7402	/ERROR HALT	HLT			2632
2633	7410	/TO NEXT TEST	SKP			2633
2634	2604	/ISE LOOP1 SCOPE LOOP	TS161			2634

FD61,

TS161,

/SIM INPUT TESTS CHAN 2

2635	1100	TAD	K0004	TS162	2635
2636	6134	CLEN			2636
2637	6132	CLLR			2637
2640	6132	CLLR			2640
2641	7300	CLA CLL			2641
2642	6134	CLEN			2642
2643	6135	CLSA			2643
2644	0134	AND	K3777		2644
2645	3054	DCA		SEND	2645
2646	6135	CLSA			2646
2647	0104	TAD	K0014		2647
2650	3053	DCA		RXED	2650
2651	1053	TAD			2651
2652	7040	SEA CLA			2652
2653	5261	JMP		'*5	2653
2654	1054	TAD		SEND	2654
2655	7041	CIA			2655
2656	1104	TAD	K0014		2656
2657	7050	SNA CLA			2657
2660	4420	JMS I		ERROR	2660
2661	4426	JMS I			2661
2662	7010	TS162M			2662
2663	7402	HLT			2663
2664	7410	SKP			2664
2665	2635	TS162			2665

/SET AC 00P1
 /ENABLE CHAN 2
 /SET EVENT FLOP
 /SET PREVENT FLOP
 /CLEAR AC
 /CLEAR ENABLES
 /GET STATUS
 /IGNORE OFLO
 /SAVE IT
 /GET STATUS
 /SAVE CHANNEL 2
 /DCA
 /RXED
 /FETCH IT
 /07
 /CLSA DOESN'T 0 INPUT CHANNEL 2
 /GET FIRST STATUS
 /2'S COMPLEMENT
 /SUBTRACT SET
 /EQUAL?
 /CHECK MONITOR
 /BOTH PRE-EVENT AND EVENT NOT SET
 /MESSAGE POINTER
 /ERROR HALT
 /TO NEXT TEST
 /ISE LOOP! SCOPE LOOP

/SIM INPUT TESTS CHAN 1

2666	1107	TAO	K0020	/SET AC 07.1
2667	6134	CLEN		/SET ENABLE
2670	6132	CLLR		/SET EVENT FLOP
2671	6132	CLLR		/SET PREVENT FLOP
2672	7300	CLA CLL		/CLEAR AC
2673	6134	CLEN		/CLEAR ENABLES
2674	6135	CLSA		/GET STATUS
2675	0134	AND		/IGNORE O'FLO
2676	3094	DCA		/SAVE IT
2677	6135	CLSA		/GET STATUS
2700	0112	AND	K0060	/SAVE CHANNEL 1
2701	3053	DCA		/SAVE IT
2702	1093	TAO		/FETCH IT
2703	7040	SEA CLA		/ZERO
2704	5312	JMP	1.06	/CLA DOESN'T 0 INPUT CHANNEL 1
2705	1094	TAO		SEND
2706	7041	CIA	K0060	TAO
2707	1112	TAO		SEND
2710	7650	SNA CLA		TAO
2711	4430	JMS I		ERROR
2712	4426	JMS I		ERROR
2713	7032	TS163M		MESSAGE POINTER
2714	7402	HLT		ERROR HALT
2715	7410	SKP		/TO NEXT TEST
2716	2666	TS163		/132 LOOP1 SCOPE LOOP
2717	7340	CLA CLL		CHM
2720	3046	DCA		REGA
2666	1107	TAO	K0020	/SET AC 07.1
2667	6134	CLEN		/SET ENABLE
2670	6132	CLLR		/SET EVENT FLOP
2671	6132	CLLR		/SET PREVENT FLOP
2672	7300	CLA CLL		/CLEAR AC
2673	6134	CLEN		/CLEAR ENABLES
2674	6135	CLSA		/GET STATUS
2675	0134	AND		/IGNORE O'FLO
2676	3094	DCA		/SAVE IT
2677	6135	CLSA		/GET STATUS
2700	0112	AND	K0060	/SAVE CHANNEL 1
2701	3053	DCA		/SAVE IT
2702	1093	TAO		/FETCH IT
2703	7040	SEA CLA		/ZERO
2704	5312	JMP	1.06	/CLA DOESN'T 0 INPUT CHANNEL 1
2705	1094	TAO		SEND
2706	7041	CIA	K0060	TAO
2707	1112	TAO		SEND
2710	7650	SNA CLA		TAO
2711	4430	JMS I		ERROR
2712	4426	JMS I		ERROR
2713	7032	TS163M		MESSAGE POINTER
2714	7402	HLT		ERROR HALT
2715	7410	SKP		/TO NEXT TEST
2716	2666	TS163		/132 LOOP1 SCOPE LOOP
2717	7340	CLA CLL		CHM
2720	3046	DCA		REGA

/TEST INPUT CHANNEL INTERRUPT CHAN 1

2721	1036	TAD	PNTD	TS164,	/GET RETURN POINTER TO LOGD
2722	3052	DCA	RETURN		/SET UP INTERRUPT RETURN
2723	1112	TAD	K0060		/ENABLE INPUT AND INTERRUPT
2724	6134	CLEN			/ENABLE
2725	6132	CLR			/SIMULATE INPUT CHANNEL ONE
2726	6001	ION			/ENABLE INTERRUPTS
2727	7000	NOP			/WAIT
2730	7410	SKP			/NO INTERRUPT
2731	4430	JMS I	ERROR		/CHECK MONITOR
2732	4426	JMS I	ERROR		/NO INTERRUPT ERROR
2733	7054	TS164H			/MESSAGE POINTER
2734	7402	HLT			/ERROR HALT
2735	7610	SKP CLA			/TO NEXT TEST
2736	2721	TS164			/ISZ LOOP
2737	7340	CLA CLL	CHA		/SET AC=7777
2740	3046	DCA	REGA		/PRESSET REGA
/TEST WITH INTERRUPTS DISABLED					
2741	1107	TAD	K0020	TS165,	/CLEAR INTERRUPT ENABLE SET SIMULATE INPUT
2742	6134	CLEN			/ENABLE
2743	7300	CLA CLL			/CLEAR AC
2744	1037	TAD	PNTD		/GET RETURN POINTER TO LOGC
2745	3052	DCA	RETURN		/PUT IT IN INTERRUPT HANDLER
2746	6001	ION			/ENABLE INTERRUPTS
2747	7000	NOP			/WAIT
2750	6002	IOF			/DISABLE INTERRUPTS
2751	6135	CLSA			/CLEAR CLOCK STATUS
2752	4430	JMS I	ERROR		/CHECK MONITOR
2753	4426	JMS I	ERROR		/INTERUPT IN ERROR
2754	7072	TS165H			/MESSAGE POINTER
2755	7402	HLT			/ERROR HALT
2756	7610	SKP CLA			/TO NEXT TEST
2757	2741	TS165			/ISZ LOOP; SCOPE LOOP
2760	7340	CLA CLL	CHA		/SET AC=7777
2761	3046	DCA	REGA		/PRESSET REGA
2762	2047	ISZ	REGB	TS164	/DO THE PAIR OF TESTS 4096 TIMES
2763	5321	JMP			/BACK

/TEST INPUT CHANNEL INTERRUPT CHAN 2

Address	Instruction	Hex
2764	TAD PNTF	1040
2765	DCA RETURN	3052
2766	TAD K0B14	1104
2767	CLEN	6134
2770	CLLR	6132
2771	ION	6001
2772	NOP	7000
2773	SKP	7410
2774	JMS I ERROR	4430
2775	JMS I ERROR	4426
2776	TST66M	7112
2777	HLT	7402
3000	SKP	7410
3001	TST66	2764
3002	CLA CLL CMA	7340
3003	DCA REGA	3046
/TEST WITH INTERRUPTS DISABLED		
1104	TAD K0B04	1100
1105	CLEN	6134
1106	CLA CLL	7300
1107	TAD PNTG	1041
1108	DCA RETURN	3052
1109	ION	6001
1110	NOP	7000
1111	IOF	6002
1112	IOF	6002
1113	CLSA	6135
1114	JMS I ERROR	4430
1115	JMS I ERROR	4426
1116	TST67M	7133
1117	HLT	7402
1118	SKP	7410
1119	TST67	3004
1120	CLA CLL CMA	7340
1121	DCA REGA	3046
1122	ISZ	2047
1123	JMP I TST66N	5460

```

/GET RETURN POINTER TO LOGF
/SET UP INTERRUPT RETURN
/SET AC 08, 0981
/ENABLE CHANNEL 2
/ENABLE RATES
/ENABLE INTERRUPTS
/WAIT
/TO HERE IF NO INTERRUPT
/CHECK MONITOR
/NO INTERRUPT
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISZ LOOP1 SCOPE LOOP
/SET AC=7777
/PRESET REGA
/TEST INPUT CHANNEL INTERRUPT CHAN 2
/SET AC 0981
/ENABLE CHANNEL 2
/CLEAR AC
/GET RETURN POINTER TO LOGF
/PUT IT IN INTERRUPT HANDLER
/ENABLE INTERRUPTS
/WAIT
/DISABLE INTERRUPTS
/IOF
/IOF
/ENABLE INTERRUPTS
/CLEAR CLOCK STATUS
/CHECK MONITOR
/INTERRUPT IN ERROR--Clea EN EVENT 2 INT BAD
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISZ LOOP1 SCOPE LOOP
/SET AC=7777
/PRESET REGA
/DO THIS PAIR OF TESTS 4096 TIMES
/BACK
    
```


/TEST INPUT CHANNEL INTERRUPT CHAN 3

3027	1042	TAD	PATH
3030	3052	DCA	RETURN
3031	1077	TAD	K0003
3032	6134	CLEN	
3033	6132	CLLR	
3034	6001	ION	
3035	7000	NOP	
3036	6002	IOF	
3037	7410	SKP	
3040	4430	JMS I	ERROR
3041	4426	JMS I	ERROR
3042	7152	TS169M	
3043	7402	HLT	
3044	7410	SKP	
3045	3027	TS168	
3046	7340	CLA CLL	OMA
3047	3046	DCA	REGA

/TEST WITH INTERRUPTS DISABLED

3050	0075	AND	K0001
3051	6134	CLEN	
3052	7300	CLA CLL	
3053	1043	TAD	PNTI
3054	3052	DCA	RETURN
3055	6001	ION	
3056	7000	NOP	
3057	6002	IOF	
3060	6135	CLSA	
3061	4430	JMS I	ERROR
3062	4426	JMS I	ERROR
3063	7173	TS169M	
3064	7402	HLT	
3065	7410	SKP	
3066	3050	TS169	
3067	7340	CLA CLL	OMA
3070	3046	DCA	REGA
3071	2047	ISZ	REG8
3072	5227	JMP	TS168
3073	1151	TAD	M0040
3074	3046	DCA	

/PRESET REGA IF NEXT TEST IS TO BE EXECUTED

```

/SET AC 1101
/ENABLE CHANNEL 3
/CLEAR IC
/GET RETURN POINTER TO LOG1
/PUT IT IN INTERRUPT HANDLER
/ENABLE INTERRUPTS
/HAIT
/NO INTERRUPT
/CHECK MONITOR
/NO INTERRUPT
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISZ LOOP1 SCOPE LOOP
/SET AC=7777
/PRESET REGA
/DO THIS PAIR OF TESTS 4026 TIMES
/BACK
    
```

/TEST OF INPUT CHANNEL 2
 /KNOBS OF CHAN1,CHAN2,CHAN3 SET TO LINEFREQ, LEVEL IS DISABLED,

3075	CLSA	TS170,	CLSA	3135
3076	CLA CLL		CLA CLL	7300
3077	CLLR		CLLR	6132
3100	TAD	K0003	TAD	1077
3101	CLFN		CLFN	6134
3102	CLA		CLA	7200
3103	ISZ	REG8	ISZ	2047
3104	SKP		SKP	7410
3105	JMP	'03	JMP	5310
3106	CLSK		CLSK	6131
3107	JMP	'04	JMP	5303
3110	CLSA		CLSA	6135
3111	DCA	RXD0	DCA	3053
3112	DCA	REG8	DCA	3047
3113	TAD	RXD0	TAD	1053
3114	CIA		CIA	7041
3115	TAD	K0002	TAD	1076
3116	SNA CLA		SNA CLA	7050
3117	JMS I	NEROR	JMS I	4430
3120	JMS I	EROR	JMS I	4426
3121	TS170M		TS170M	7212
3122	HPT		HPT	7402
3123	SKP		SKP	7410
3124	TS170		TS170	3075
3125	TAD	M0040	TAD	1151
3126	DCA		DCA	3046

```

/CLEAR STATUS
/CLEAR AC
/CLEAR ALL MODES
/SET AC 10, 11=1
/ENABLE CHAN3 INPUT AND INTER,
/CLEAR AC
/CLEAR AC
/INCREMNT TIMER
/NOT DONE YET
/TIMER OUT! ERROR CONDITION
/SKIP ON CLOCK INTER,
/WAIT
/GET CLOCK STATUS
/SAVE !
/CLEAR COUNT
/RESTORE !
/2'S COMPLEMENT
/ADD EVENT 3
/EQUAL?
/CHECK WITH MONITOR
/CHAN 3 EVENT NOT SET, OR PRE-EVENT WAS SET, OR OTHER CHAN UP
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISS LOOP! SCOPE LOOP
/PRESET REGA
    
```

/TEST OF INPUT CHANNEL 2
/TS171, CLSA

3127	6135
3130	7300
3131	CLL
3132	CLL
3133	CLL
3134	CLL
3135	CLL
3136	CLL
3137	CLL
3138	CLL
3139	CLL
3140	CLL
3141	CLL
3142	CLL
3143	CLL
3144	CLL
3145	CLL
3146	CLL
3147	CLL
3148	CLL
3149	CLL
3150	CLL
3151	CLL
3152	CLL
3153	CLL
3154	CLL
3155	CLL
3156	CLL
3157	CLL
3158	CLL
3159	CLL
3160	CLL

3161	CLL
3162	CLL
3163	CLL
3164	CLL
3165	CLL
3166	CLL
3167	CLL
3168	CLL
3169	CLL
3170	CLL
3171	CLL
3172	CLL
3173	CLL
3174	CLL
3175	CLL
3176	CLL
3177	CLL
3178	CLL
3179	CLL
3180	CLL
3181	CLL
3182	CLL
3183	CLL
3184	CLL
3185	CLL
3186	CLL
3187	CLL
3188	CLL
3189	CLL
3190	CLL
3191	CLL
3192	CLL
3193	CLL
3194	CLL
3195	CLL
3196	CLL
3197	CLL
3198	CLL
3199	CLL
3200	CLL

```

/CLEAR STATUS
/ZERO ALL MODES
/ENAB, CHAN, 2 INPUT AND INTERRUPT FLOPS
/ENABLE
/CLEAR AC
/INCREMENT TIMER
/NOT DONE YET
/TIMER OUT/ ERROR CONDITION
/CHECK FOR CLOCK INTER,
/WAIT
/GET STATUS
/SAVE IT
/CLEAR COUNT
/RESTORE IT
/ZIS COMPLEMENT
/ADD EVENT 2
/EQUAL?
/CHECK MONITOR
/CHAN 2 EVENT NOT SET, OR PRE-EVENT WAS SET, OR OTHER CH 2 UP
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISS LOOP/ SCOPE LOOP
/PRESET REGA

```

```

/TEST OF INPUT CHAN 1
/TS172,
CLSA 6135
3161
CLSA 7300
3162
CLA CLL
3163
CLR 6132
3164
TAD 1112
3165
CLEN 6134
3166
CLA 7200
3167
ISE 2047
3168
REG8
3170
SKP 7410
3171
JMP 5374
3172
CLSK 6131
3173
JMP 5367
3174
CLSA 6135
3175
DCA 3053
3176
DCA 3047
3177
TAD 1053
3200
CIA 7041
3201
TAD K0040
3202
SNA CLA
3203
JMS I NERROR
3204
JMS I ERROR
3205
TS172M
3206
HLT
3207
SKP 7410
3210
TS172
3211
CLA CLL CHA
3212
DCA 3046

```

```

/CLEAR STATUS
/CLEAR AC
/CLEAR ALL MODES
/SET AC6,7=1
/ENABLE CHAN 1 INPUT AND INTERRUPT
/CLEAR AC
/INCREMENT TIMER
/NOT DONE YET
/TIMER OUT/ ERROR CONDITION
/CHECK FOR CLOCK INTER,
/WAIT
/GET CLOCK STATUS
/SAVE IT
/CLEAR COUNT
/RESTORE IT
/COMPLEMENT
/ADD INPUT 1
/EQUAL?
/CHECK MONITOR
/CHAN 1 EVENT NOT SET, OR PREVENT WAS SET, OR OTHER CHAN UP
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISE LOOP/ SCOPE LOOP
/SET AC=7777
/PRESET REGA

```


/TEST FAST SAMPLE MODE IF BIT 04=0

15173,

```

/IF EIGHT SM BIT 2(1) /SKIP FAST SAM TEST?
/RSM 04=1?
/INDIRECT REF TO 15177
/ENTER LINC MODE
/CLEAR AC
/CLEAR SPEC. IN REG.
/READ KNOB ZERO
/BACK TO PHODE
/TO PAGE 0
/BACK TO LMODE
/READ KNOB 1
/CLEAR AC
/DAL 1020
0100
ESP 0004
SAMB 0100
RDP 0002
DCA 3054
LINC 6141
CLR 0011
ESP 0004
3223
3224 0100
3225 0002
3226 3054
3227 6141
3230 0101
3231 0011
3232 1020
3233 0100
3234 0004
ESP 0002
RDP 0002
3235
3236 6135
CLSA
CLA CLL
TAD K0400
1122
3240
3241 6132
3242 6141
3243 0100
3244 0100
SAMB
RDP 0002
3245
3246 3053
DCA
RXED
3247 1053
TAD
3250 7041
CIA
SEND
3251 1054
TAD
3252 7040
SEA CLA
JMS I NERROR
JMS I ERROR
15173M
HLT
SKP
3257 7410
3260 3213
15173
CLA CLL
DCA
3046
3262

```

```

3213 7404
3214 7006
3215 7006
3216 7004
3217 7710
3220 5462
3221 6141
3222 0011
3223 0004
3224 0100
3225 0002
3226 3054
3227 6141
3230 0101
3231 0011
3232 1020
3233 0100
3234 0004
3235 0002
3236 6135
3237 7300
3240 1122
3241 6132
3242 6141
3243 0100
3244 0100
3245 0002
3246 3053
3247 1053
3250 7041
3251 1054
3252 7040
3253 4430
3254 4426
3255 7314
3256 7402
3257 7410
3260 3213
3261 7340
3262 3046

```

```

OSR
RTL
RTL
RAL
SPA CLA
JMP I 15177N
LINC
CLR
ESP
SAMB
RDP
DCA
SEND
LINC
SAMB
RDP
CLSA
CLA CLL
TAD K0400
CLLR
LINC
SAMB
RDP
DCA
RXED
CIA
SEND
SEA CLA
JMS I NERROR
JMS I ERROR
15173M
HLT
SKP
15173
CLA CLL
DCA
3046

```

15173M

```

/ENTER LINC MODE
/FAST SAM SET THEREFORE READ IN KNOB 1
/SHOULD STILL READ KNOB1
/ENTER PDP-8 MODE
/SAVE VALUE
/RESTORE IT
/2'S COMPLEMENT
/COMPARE IT
/EQUAL?
/CHECK MONITOR
/READING FAST SAM CONVERTED
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISZ LOOP/ SCOPE LOOP
/SET AC=7777
/PRESET REGA FOR NEXT TEST

```


/TEST FAST SAMPLE WITH MODE 2=1 (CHECK THAT KNOBS 0 & 1 ARE SET PROPERLY)

```

/SET AC 03,05#1
/MODE 2(1),0(1)
/SET AC#4000
/SET BUFA#4000
/CLEAR AC
/SET AC 04#1
/LOAD CTN FROM BUF
/CLEAR AC
/CLEAR AC
/CLEAR BUF
/CLEAR AC
/CLEAR AC
/CLEAR AC
/CLEAR ALL MODES
/SET AC 03,05#1
/SET OVERFLOW MODE 0(1)
/ENTER LING MODE
/SAMPLE KNOB 0
/ENTER PDP-8 MODE
/STORE
/RESTORE
/2IS COMPLEMENT
/ADD FIRST SAMPLE
/EQUAL?
/CHECK MONITOR
/CONVERSION NOT INITIATED BY OVFLOM
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/IS2 LOOP/ SCOPE LOOP
/SET AG#7777
/REGA FOR NEXT TEST
/DONE?
/BACK

```

```

3263 1123 TAD K0500
3264 6132 CLR K0500
3265 7330 CLA CLG RAR
3266 6133 CLAB
3267 7200 CLA
3270 1116 TAD K0200
3271 6134 CLEN
3272 7200 CLA
3273 6133 CLAB
3274 7200 CLA
3275 6132 CLR
3276 1123 TAD K0500
3277 6132 CLR
3280 6141 LINC
3281 0100 SAMP
3282 0002 PDP
3283 3053 DCA
3284 1053 TAD
3285 7041 CIA
3286 1054 TAD SEND
3287 7050 SNA CLA
3288 4430 JMS I NERROR
3289 4426 JMS I ERROR
3290 7333 TST74M
3291 7402 HLT
3292 7410 SKP
3293 3203 TST74
3294 7340 CLA CLG CMA
3295 3046 DCA
3296 2047 ISZ
3297 5213 JMP
3298 1513 TAD
3299 3047 DCA
3300 1251 TAD
3301 3047 DCA

```

/CHECK THAT MODE @ (0),1(1),2(1) DO NOT AFFECT SAMPLE /TS175,

3324	CLA	
3325	CLR	
3326	TAD	K0300
3327	CLR	
3330	CLR	
3331	CLR	
3332	EST	
3333	SAM0	
3334	PDP	
3335	DCA	SEND
3336	LINC	
3337	SAM1	
3340	LOAI	
3341	0100	
3342	0004	
3343	0100	
3344	0002	
3345	DGA	RXED
3346	TAD	RXED
3347	CLA	
3350	TAD	SEND
3351	TAD	
3352	SRA CLA	
3353	JMS 1	ERROR
3354	JMS 1	ERROR
3355	LS175M	
3356	HLT	
3357	SKP	
3358	TS175	
3360	CLA CLR CHA	
3046	DCA	REGA

/CLEAR AC
/ZERO ALL MODES
/SET ACC0,05#1
/MODE 1(1),2(1),0(0)
/ENTER LINC MODE
/CLEAR AC
/ZERO SPEC. IN. REG.
/SAMPLE KNOB 0
/TO PHODE
/SAVE KNOB 0
/TO LMODE
/SAMPLE KNOB 1
/PICK UP AC 05
/SET FAST SAM FLOP
/GET MOB 1 SETTING
/ENTER PDP MODE
/STOP
/RECEIVE
/215 COMPLEMENT
/COMPARE
/EQUAL?
/CHECK MONITOR
/FAST SAM NOT SET
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISE LOOP1 SCOPE LOOP
/SET ACC7,777
/PRESET REGA FOR NEXT TEST

/NOW CHECK FOR INHIBITING OF FAST SAM

/ENTER LINC MODE
 /READ KNOB 0
 /ENTER PDP MODE
 /STORE
 /RESTORE
 /2'S COMPLEMENT
 /COMPARE
 /EQUAL?
 /CHECK MONITOR
 /MODE 2(1),1(1) INHIBIT FAST SAM
 /MESSAGE POINTER
 /ERROR HALT
 /TO NEXT TEST
 /ISZ LOOP1 SCOPE LOOP
 /SET AC=7777
 /PRESET REGA FOR NEXT TEST
 /DONE?
 /BACK VIA PAGE 0
 /PRESET REGB

3362	6141	/	TS176, LINC
3363	0100		SAMB
3364	0002		PDP
3365	3053		DCA
3366	1093		TAD
3367	7041		CIA
3370	1054		TAD
3371	7690		SNA CLA
3372	4430		JMS I
3373	4426		JMS I
3374	7376		TS176H
3375	7402		HLT
3376	7410		SKP
3377	3362		TS176
3400	7340		CLA CLL
3401	3046		DCA
3402	2047		ISZ
3403	5461		JMP I
3404	1151		TAD
3405	3047		DCA

3362	6141	/	TS176, LINC
3363	0100		SAMB
3364	0002		PDP
3365	3053		DCA
3366	1093		TAD
3367	7041		CIA
3370	1054		TAD
3371	7690		SNA CLA
3372	4430		JMS I
3373	4426		JMS I
3374	7376		TS176H
3375	7402		HLT
3376	7410		SKP
3377	3362		TS176
3400	7340		CLA CLL
3401	3046		DCA
3402	2047		ISZ
3403	5461		JMP I
3404	1151		TAD
3405	3047		DCA

/DOES TO PRESET CLEAR OVFL0, ENABLES, RATES AND MODES
/PROGRAMED IO PRESET USED

```

3406 7200 CLA T5177,
3407 6132 CLR
3410 6134 CLEN
3411 1133 TAD K3000
3412 6132 CLR
3413 7200 CLA
3414 1142 TAD K6000
3415 7001 IAC
3416 7440 SZA
3417 5215 JMP .=2
/NOV DO IO PRESET CHECK IF RATE BITS 1,2 CLEAR
/ENTER LINC MODE
/ENTER LINC MODE
/PICK UP AC BIT 07
/DO IO PRESET
/ENTER PDP MODE
/GET COUNTER
/STORE
/SET UP DELAY
/INCREMENT COUNTER
/DONE?
/WAIT LOOP 4.92 MSEC
/READ COUNTER AGAIN
/2'S COMPLEMENT
/COMPARE
/HAS COUNTER CHANGED?
/CHECK MONITOR
/IO PRESET FAILED TO CLEAR RATE BITS 1 & 2
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/IS LOOP1 SCOPE LOOP
/SET AC=7777
/PRESET REGA FOR NEXT TEST
/LOOP BACK
/PRESET REGB

```

```

3420 6141 LINC
3421 1020 LDAl
3422 0020 0020
3423 0004 ESP
3424 0002 PDP
3425 6137 CLCA
3426 3054 DCA
3427 1142 TAD
3430 7001 IAC
3431 7440 SZA
3432 5230 JMP .=2
3433 6137 CLCA
3434 7041 CIA
3435 1054 TAD
3436 7650 SNA CLA
3437 4430 JMS I
3440 4426 JMS I
3441 7423 T5177M
3442 7402 HLT
3443 7410 SKP
3444 3406 T5177
3445 7340 CLA CL
3446 3046 DCA
3447 2047 ISZ
3450 5206 JMP
3451 1151 TAD
3452 3047 DCA

```



```

/ NOW ENABLE RATE BIT 0
/
3453 7200 CLA TST79,
3454 6132 CLR
3455 6134 CLR
3456 1135 TAD K4000
3457 6132 CLR
3460 7200 CLA
3461 7001 IAC
3462 7440 SZA
3463 5261 JMP =2
/
3464 6141 LINC
3465 1020 LDAI
3466 0020 0020
3467 0004 ESP
3470 0002 PDP
3471 6137 CLCA
3472 3054 DCA SEND
3473 7001 IAC
3474 7440 SZA
3475 5273 JMP =2
3476 6137 CLCA
3477 7041 CIA
3478 1054 TAD SEND
3479 7650 SNA CLA
3480 4430 JMS I NERROR
3481 4426 JMS I ERROR TST79H
3482 7402 HLT
3483 7410 SKP
3484 3453 TST79
3485 7340 CLA CLC CHA
3486 3046 DCA REGA
3487 2047 ISZ REGB
3488 5463 JMP I TST79N
3489 3046 DCA REGA
3490 3514 3046

```

```

/ ENTER LINC MODE
/ PICK UP AC 27
/ DO IO PRESET
/ ENTER PDP MODE
/ READ COUNTER
/ STORE
/ INCREMENT COUNTER
/ DONE?
/ WAIT 16 MSEC
/ READ COUNTER AGAIN
/ 2'S COMPLEMENT
/ COMPARE
/ COUNTER STILL THE SAME
/ CHECK MONITOR
/ RATE BIT 0 SET AFTER IO PRESET
/ MESSAGE POINTER
/ ERROR HALT
/ TO NEXT TEST
/ ISZ LOOP1 SCOPE LOOP
/ SET AC=7777
/ PRESET REGA
/ LOOP BACK
/ BACK VIA PAGE 0
/ CLEAR REGA IF EXECUTING NEXT TEST

```


/DOES OVERFLOW AND OVFL0 INT, FLOP
/CLEAR WITH 10 PRESET

3515	7200	CLA	TST01,
3516	6132	CLR	
3517	1114	TAD	
3520	6132	CLR	K0100
3521	6135	CLSA	
3522	7200	CLA	
3523	1135	TAD	K4000
3524	6133	CLAB	
3525	7200	CLA	
3526	1116	TAD	K0200
3527	6134	CLEN	
3530	7200	CLA	
3531	6133	CLAB	
3532	6132	CLR	
3533	1114	TAD	K0100
3534	6132	CLR	
3535	6141	LINC	
3536	1020	LDAI	
3537	0020	0020	
3540	0004	ESF	
3541	0002	PDP	
3542	6135	CLSA	
3543	7700	SMA CLA	
3544	4430	JMS I	NEROR
3545	4426	JMS I	ERROR
3546	7511	TST01M	
3547	7402	HLT	
3550	7410	SKP	
3551	3515	TST01	

/CLEAR AC	
/CLEAR ALL MODES	
/SET MODE 2(1)	
/CLEAR STATUS	
/SET BUF TO 4800	
/LOAD COUNTER	
/ZERO BUF	
/CLEAR ALL MODES	
/GEN "CLR CNT"	
/ENTER LINC MODE	
/SO 10 PRESET	
/ENTER PDP MODE	
/GET STATUS	
/CHECK MONITOR	
/OVFL0 STILL SET AFTER 10 PRESET	
/MESSAGE POINTER	
/ERROR HALT	
/TO NEXT TEST	
/ISE LOOP1 SCOPE LOOP	

/TEST OVFLD INT ENABLE

3552	7200	CLA	TST02,	3552
3553	1114	TAD	K0100	3553
3554	6132	CLR		3554
3555	6135	CLSA		3555
3556	7200	CLA		3556
3557	1135	TAD	K4000	3557
3560	6133	CLAB		3560
3561	7200	CLA		3561
3562	1116	TAD	K0200	3562
3563	6134	CLEN		3563
3564	7200	CLA		3564
3565	1114	TAD	K0100	3565
3566	6134	CLEN		3566
3567	6141	LINE		3567
3570	1020	LDAL		3570
3571	0020	0020		3571
3572	0004	EST		3572
3573	0002	PDP		3573
3574	7200	CLA		3574
3575	6132	CLR		3575
3576	1114	TAD	K0100	3576
3577	6132	CLR		3577
3600	6131	CLSK		3600
3601	4430	JMS I	ERROR	3601
3602	4426	JMS I	ERROR	3602
3603	7534	TST02M		3603
3604	7402	HLT		3604
3605	7010	SKP CLA		3605
3606	3552	TST02		3606

3552	/CLEAR AC
3553	/SET MODE 2(1)
3554	/CLEAR STATUS
3557	/SET BUF PRESET REG,
3562	/LOAD CNT WITH 4000
3566	/SET INT
3570	/ENTER LINE MODE
3573	/DO IO PRESET
3574	/ENTER PDP MODE
3575	/CLEAR ALL MODES
3576	/GEN,
3600	/CHECK MONITOR
3601	/OVFLD INTER, SET AFTER I/O PRESET
3602	/MESSAGE POINTER
3603	/ERROR HALT
3604	/TO NEXT TEST
3605	/ISZ LOOP1 SCOPE LOOP

/DOES IO PRESET CLEAR INPUT ENABLE FLOPS

3607	7200	CLA	TS183,
3610	6132	CLR	
3611	1113	TAD	
3612	6134	CLEN	
3613	6141	LINC	
3614	1020	LDAI	
3615	0020	0020	
3616	0004	ESP	
3617	0002	PDP	
3620	6135	CLSA	
3621	7200	CLA	
3622	1113	TAD	
3623	6132	CLLR	
3624	7200	CLA	
3625	6135	CLSA	
3626	0134	AND	
3627	7650	SNA CLA	
3630	4430	JMS I	
3631	4426	JMS I	
3632	4335	TS183M	
3633	7402	HLT	
3634	7610	SXP CLA	
3635	3607	TS183	

/CLEAR ALL MODES	K0077
/ENABLE INPUTS TO ALL CHAN	
/ENTER LINC MODE	
/DO IO PRESET	
/ENTER PDP MODE	
/CLEAR STATUS	
/SIMULATE INPUTS ON ALL CHAN	K0077
/GET STATUS	
/IGNORE OFLO	
/CHECK MONITOR	
/STATUS NOT ZERO I/O PRESET FAILED	
/MESSAGE POINTER	
/ERROR HALT	
/TO NEXT TEST	
/ISE LOOP I SCOPE LOOP	

/ DOES IO PRESET CLEAR MODE 2

3636	CLAB	TS104,
6133	CLAB	
6132	CLLR	
6132	CLLR	
1114	TAD	
3640	TAD	K0100
6132	CLLR	
6141	LINC	
6141	LINC	
1020	LDAI	
0020	0020	
3644	0020	
3645	0004	ESF
3646	0002	POP
7207	CLA	
1141	TAD	K3555
6133	CLAB	
7200	CLA	
1116	TAD	K0200
6134	CLEN	
6137	CLCA	
7100	SMA CLA	
4430	JMS I	NEROR
4426	JMS I	ERROR
4357	TS104M	
7402	HLT	
7610	SKP CLA	
3664	TS104	
3636	CLA CLL	CGA
7340	CLA CLL	REGA
3666		

/CLEAR MODES	
/SET MODE 2(1) = CLR CNT	
/ENTER LINC MODE	
/DO IO PRESET	
/ENTER PDP MODE	
/LOAD BUF WITH 5555	
/GEN LOAD CNT	
/LOAD CNT TO AG	
/CHECK MONITOR	
/MODE 2 NOT CLEARED BY I/O PRESET	
/MESSAGE POINTER	
/ERROR HALT	
/TO NEXT TEST	
/ISZ LOOP1 SCOPE LOOP	
/SET AG = 7777	
/PRESET REGA	

/DOES TO PRESET CLEAR MODE 0

```

3667 7604 LAS, LST05,
3670 7006 RTL
3671 7006 RTL
3672 7710 SPA CLA
3673 5354 JMP
3674 7200 CLA
3675 6132 CLR
3676 6141 LINC
3677 0100 SAM0
3700 0002 POP
3701 3054 DCA
3702 6141 LINC
3703 0101 SAM1
3704 0002 POP
3705 7200 CLA
3706 1122 TAD
3707 6132 CLR
3710 6141 LINC
3711 1020 LDAI
3712 0020 0020
3713 0004 ESP
3714 1020 LDAI
3715 0100 ESP
3716 0004 ESP
3717 0100 SAM0
3720 0002 POP
3721 7041 CIA
3722 1050 TAD
3723 7640 SEA CLA
3724 4430 JMS I
3725 4426 JMS I
3726 4403 LST05M
3727 7402 HLT
3730 7410 SKP
3731 3667 LST05
3732 7340 CLA CLL CMA
3733 3046 DCA
3667 7604 LAS, LST05,
3670 7006 RTL
3671 7006 RTL
3672 7710 SPA CLA
3673 5354 JMP
3674 7200 CLA
3675 6132 CLR
3676 6141 LINC
3677 0100 SAM0
3700 0002 POP
3701 3054 DCA
3702 6141 LINC
3703 0101 SAM1
3704 0002 POP
3705 7200 CLA
3706 1122 TAD
3707 6132 CLR
3710 6141 LINC
3711 1020 LDAI
3712 0020 0020
3713 0004 ESP
3714 1020 LDAI
3715 0100 ESP
3716 0004 ESP
3717 0100 SAM0
3720 0002 POP
3721 7041 CIA
3722 1050 TAD
3723 7640 SEA CLA
3724 4430 JMS I
3725 4426 JMS I
3726 4403 LST05M
3727 7402 HLT
3730 7410 SKP
3731 3667 LST05
3732 7340 CLA CLL CMA
3733 3046 DCA

```

```

/IF RIGHT SW BIT 4(1)
/SKIP FAST SAM TEST
/CLEAR ALL MODES
/ENTER LINC MODE
/READ KNOB 0
/READ KNOB 1
/READ KNOB 1
/ENTER POP MODE
/SET MODE 0(1)
/ENTER LINC MODE
/DO 10 PRESET
/ENABLE FAST SAM
/READ KNOB 1-FAST 9, MODE
/ENTER POP MODE
/CHECK MONITOR
/FAST SAM NOT SET
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TAPE
/ISE LOOP/ SCOPE LOOP
/SET AC = 7777
/PRESET REGA

```


/NOW CHECK FOR MODE 0 CLEARED

3734 6141 LINC 1S186, /ENTER LINC MODE

3735 0100 SAM0 /READ KNOB 0

3736 0002 POP /ENTER POP MODE

3737 7041 CIA

3740 1054 TAD SEND

3741 7650 SNA CLA

3742 4430 JMS I NERROR

3743 4426 JMS I ERROR

3744 4430 T8186H

3745 7402 HLT

3746 7410 SKP

3747 3734 T8186

3750 7340 CLA CLL CMA

3751 3046 DCA

3752 2047 ISZ REGA

3753 5267 JMP T8185

/RESET ANYTHING LEFT HANGING

3754 1107 TAD

RESET,

LINC

K0020

3755 6141

3756 0004

3757 0002

3760 7200

3761 1191

3762 3046

DCA

H0040

TAD

CLA

POP

ESF

LINC

/PICK UP AC BIT 07

/TO LMODE

/DO IO PRESET

/TO PMODE

/CLEAR THE AC

/PRESET REGA PRIOR TO NEXT TEST

/ENTER LINC MODE

/READ KNOB 0

/ENTER POP MODE

/CHECK MONITOR
/MODE 0 NOT CLEARED
/MESSAGE POINTER
/ERROR HALT

/TO NEXT TEST
/ISZ LOOP/ SCOPE LOOP

/SET AC = 7777

/PRESET REGA

/LOOP BACK

/DOES MODE 1(1) WORK CHAN 1

```

3763 7200 CLA TS187, CLA
3764 6132 CLLR
3765 6133 CLAB
3766 4445 JMS I
3767 3054 DCA
3770 1054 TAD
3771 6133 CLAB
3772 7200 CLA
3773 1114 TAD
3774 6132 CLLR
3775 6133 CLSA
3776 7200 CLA
3777 1116 TAD
3780 6134 CLN
3781 7200 CLA
3782 6133 CLAB
3783 1114 TAD
3784 6132 CLLR
3785 6133 CLSA
3786 7200 CLA
3787 1116 TAD
3788 6134 CLN
3789 2047 ISZ
3790 7410 SKP
3791 5213 JMP
3792 6131 CLSK
3793 5206 JMP
3794 6135 CLSA
3795 7200 CLA
3796 6136 DCA
3797 3047 DCA
3798 6136 CLBA
3799 7041 CIA
3800 1054 TAD
3801 7650 SNA CLA
3802 4430 JMS I
3803 4426 JMS I
3804 4450 TS187M
3805 7402 HLT
3806 7410 SKP
3807 0763 TS187
3808 1151 TAD
3809 3046 DCA
3764 6132 CLLR
3765 6133 CLAB
3766 4445 JMS I
3767 3054 DCA
3770 1054 TAD
3771 6133 CLAB
3772 7200 CLA
3773 1114 TAD
3774 6132 CLLR
3775 6133 CLSA
3776 7200 CLA
3777 1116 TAD
3780 6134 CLN
3781 7200 CLA
3782 6133 CLAB
3783 1114 TAD
3784 6132 CLLR
3785 6133 CLSA
3786 7200 CLA
3787 1116 TAD
3788 6134 CLN
3789 2047 ISZ
3790 7410 SKP
3791 5213 JMP
3792 6131 CLSK
3793 5206 JMP
3794 6135 CLSA
3795 7200 CLA
3796 6136 DCA
3797 3047 DCA
3798 6136 CLBA
3799 7041 CIA
3800 1054 TAD
3801 7650 SNA CLA
3802 4430 JMS I
3803 4426 JMS I
3804 4450 TS187M
3805 7402 HLT
3806 7410 SKP
3807 0763 TS187
3808 1151 TAD
3809 3046 DCA

```

```

/CLEAR ALL MODES
/CLEAR BUF
/GET RANDOM NUM
/SEND RANDOM NUM TO BUF
/SEND RANDOM NUM TO BUF
/K0100
/GEN "CLR CNT"
/CLEAR CLOCK STATUS
/K0200
/GEN LOAD CNT
/SET MODE BIT 1(1)
/CLEAR BUFFER
/K0060
/ENABLE INPT 1 AND INT CHANT
/INCREMENT TIMER
/NOT DONE YET
/TIME OUT
/SKP ON CLOCK INT
/CLEAR STATUS
/REGD
/GET BUFFER
/COMPARE
/CHECK MONITOR
/CHAN 1 INPUT FAILED TO CAUSE CNT TO BUF - TRANSFER
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISS LOOP1 SCORE LOOP

```

/ DOES MODE 1 (1) WORK CHAN 2

```

4032 6134 CLEN CLEN, T188,
4033 6135 CLSA
4034 7200 CLA
4035 6133 CLAB
4036 1104 TAD
4037 6134 CLEN
4040 2047 ISB
4041 7410 SKP
4042 5245 JMP
4043 6131 CLSK
4044 5240 JMP
4045 6135 CLSA
4046 7200 CLA
4047 3047 DCA
4050 6136 CLBA
4051 7041 CIA
4052 1054 TAD
4053 7650 SNA CLA
4054 4530 JMS I
4055 4426 JMS I
4056 4476 T198M
4057 7402 HLT
4060 7410 SKP
4061 4032 T188
4062 1151 TAD
4063 3046 DCA
4032 6134 CLEN
4033 6135 CLSA
4034 7200 CLA
4035 6133 CLAB
4036 1104 TAD
4037 6134 CLEN
4040 2047 ISB
4041 7410 SKP
4042 5245 JMP
4043 6131 CLSK
4044 5240 JMP
4045 6135 CLSA
4046 7200 CLA
4047 3047 DCA
4050 6136 CLBA
4051 7041 CIA
4052 1054 TAD
4053 7650 SNA CLA
4054 4530 JMS I
4055 4426 JMS I
4056 4476 T198M
4057 7402 HLT
4060 7410 SKP
4061 4032 T188
4062 1151 TAD
4063 3046 DCA

```

```

/CLEAR ENABLES
/CLEAR CLOCK STATUS
/CLEAR BUFFER
/ENABLE CHAN 2 INPUT AND INT
/INCREMENT TIMER
/NOT DONE YET
/TIME OUT
/SKP ON CLOCK INT
/CLEAR STATUS
/CLEAR REGB
/GET BUFFER
/COMPARE
/CHECK MONITOR
/CHAN2 INPUT FAILED TO CAUSE CNT TO BUF TRANSFER
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/IS2 LOOP1 SCOPE LOOP

```

DOES MODE 1 (1) WORK CHAN 3

```

4864 6134 CLEN TS189,
4865 6135 CLSA
4866 7200 CLA
4867 6133 CLAB
4870 1077 TAD K003
4871 6134 CLEN
4872 2047 ISZ REG8
4873 7410 SKP
4874 5277 JMP *3
4875 6131 CLSK
4876 5272 JMP *-4
4877 6135 CLSA
4878 7200 CLA
4879 3047 DCA REG8
4880 6136 CLBA
4881 7041 CIA
4882 1054 TAD SEND
4883 7650 SNA CLA
4884 4430 JMS I ERROR
4885 4426 JMS I ERROR
4886 4524 TS189M
4887 7402 HLT
4888 7410 SKP
4889 4064 TS189
4890 7340 CLA CLL GMA
4891 3046 DCA REGA
4892 1251 TAD M0040
4893 3047 DCA REGB
4864 6134 CLEN
4865 6135 CLSA
4866 7200 CLA
4867 6133 CLAB
4870 1077 TAD
4871 6134 CLEN
4872 2047 ISZ
4873 7410 SKP
4874 5277 JMP
4875 6131 CLSK
4876 5272 JMP
4877 6135 CLSA
4878 7200 CLA
4879 3047 DCA
4880 6136 CLBA
4881 7041 CIA
4882 1054 TAD
4883 7650 SNA CLA
4884 4430 JMS I
4885 4426 JMS I
4886 4524 TS189M
4887 7402 HLT
4888 7410 SKP
4889 4064 TS189
4890 7340 CLA CLL GMA
4891 3046 DCA
4892 1251 TAD
4893 3047 DCA
/ENABLES CHAN 3 INPUT AND INT
/INCREMENT TIMER
/NOT DONE YET
/TIME OUT
/SKIP ON CK INT
/CLEAR CLOCK STATUS
/CLEAR REG8
/GET BUF
/COMPARE
/CHECK MONITOR
/CHAN 3 INPUT FAILED TO CAUSE CNT TO BUF TRANSFER
/MESSAGE POINTER
/ERROR HALT
/TO NEXT TEST
/ISZ LOOP/ SCOPE LOOP
/SET AC=7777
/PRESET REGA
/M0040
/PRESET REGB

```

/TEST MODE 1(1) AND MODE 2(1) CHAN 1

4120	6134	CLEN	TS190,	/CLEARS ENABLES
4121	1120	TAD	K0300	
4122	1127	TAD	K1000	
4123	6132	CLR		/START CNT RATE=400KHZ = MODE 1(1) AND 2(1)
4124	7200	CLA		
4125	1120	TAD	K0300	
4126	6132	CLR		
4127	6137	CLCA		/STOP CNT = MODE 1(1) AND 2(1)
4130	3054	DCA		/STORE
4131	6135	CLSA		
4132	7200	CLA		
4133	6133	CLAB		
4134	1112	TAD	K0060	/CLEAR BUF
4135	6134	CLEN		
4136	2051	ISZ		
4137	7410	SKP		
4140	5343	JMP		
4141	6131	CLSK		
4142	5336	JMP		
4143	6135	CLSA		
4144	7200	CLA		/CLEAR CLOCK STATUS
4145	3051	DCA		
4146	6136	CLBA		/CLEAR TIMER
4147	7041	CIA		/GET BUF
4148	1054	TAD		/COMPARE
4151	7650	SNA CLA		
4152	4430	JMS I	ERROR	
4153	4426	JMS I	ERROR	
4154	4552	TS190H		
4155	7402	HLT		
4156	7410	SKP		
4157	4120	TS190		
4160	7340	CLA CLL	CMA	
4161	3046	DCA	REGA	

/CHECK MONITOR /CHAN1 FAILED TO CAUSE CNT TO BUF TRANSFER /MESSAGE POINTER /ERROR HALT /TO NEXT TEST /ISZ LOOP1 SCOPE LOOP

/TEST MODE 1 (1) AND MODE 2 (1) CHAN 2

4162	CLEN	TS191,	CLEN	/CLEARS ENABLES
4163	CLSA		CLSA	/CLEAR STATUS
4164	7200		CLA	
4165	6133		CLAB	/CLEA BUF
4166	1104		TAD	
4167	6134		CLEN	/ENABLE CHAN 2 INPUT AND INT
4170	2051		ISZ	/INCREMENT TIMER
4171	7410		SKP	/NOT DONE YET
4172	5375		JMP	/TIME OUT
4173	6131		CLSK	/SKP ON CLOCK INT
4174	5370		JMP	
4175	6135		CLSA	/CLEAR STATUS
4176	7200		CLA	
4177	3051		DCA	/CLEAR REGT
4200	7000		NOP	
4201	6136		CLBA	/GET BUF
4202	7041		GIA	
4203	1054		TAD	SEND
4204	7650		SNA	/COMPARE
4205	4430		JMS I	/CHECK MONITOR
4206	4426		JMS I	/CHAN 2 INPUT FAILED TO CAUSE GNT TO BUF TRANSFER
4207	4600		TS191M	
4210	7402		HLT	
4211	7610		SKP	/PRESET REGA
4212	4162		TS191	
4213	7340		CLA	
4214	3046		DCA	

/TEST MODE 1 (1) AND MODE 2 (1) CHAN 3

4215	CLEN	TS192,	/CLEAR ENABLES
4216	CLSA		
4217	CLA		
4220	CLAB		/CLEAR BUF
4221	TAD	K0003	
4222	CLEN		/ENABLES CHAN3 INPUT AND INT
4223	ISE	REGT	/INCREMENT TIMER
4224	SKP		/NOT DONE YET
4225	JMP	.03	/TIME OUT
4226	CLSK		/SKP ON CLOCK INT
4227	JMP	.04	
4230	CLSA		/CLEAR CLOCK STATUS
4231	CLA	REGT	/CLEAR REGT
4232	DCA		
4233	NOP		
4234	CLBA		/GET BUF
4235	CIA		/COMPARE
4236	TAD	SEND	
4237	SNA	CLA	
4240	JMS I	ERROR	/CHAN 3 INPUT FAILED TO CAUSE CNT TO BUF TRANSFER
4241	JMS I	ERROR	/MESSAGE POINTER
4242	TS192M		/ERROR HALT
4243	HLT		/TO NEXT TEST
4244	SKP		/ISE LOOP1 SCOPE LOOP
4245	TS192	CHA	/SET AC = 7777
4246	CLA	CLL	/PRESET REGA
4247	DCA	REGA	

/CHECK THAT CHAN 3 CLEARED COUNTER FROM TEST 92

```

4250 6137 CLCA TST93,
4251 3053 DCA
4252 1053 TAD
4253 7650 SNA CLA
4254 4430 JMS I ERROR
4255 4426 JMS I ERROR
4256 4654 TST93M
4257 7402 HLT
4258 7410 SKP
4259 4250 TST93
4260 7340 CLA CLL CMA
4261 3046 DCA
4262 2047 ISZ REGA
4263 5464 JMP I TST90N
4264 1351 TAD
4265 3046 DCA
4266 1351 TAD
4267 3046 DCA
    
```

/GET CNT

/ZERO?

/CHECK MONITOR

/CHAN 3 INPUT FAILED TO CLEAR CNT

/MESSAGE POINTER

/ERROR HALT

/TO NEXT TEST

/ISZ LOOP! SCOPE LOOP

/SET AC = 7777

/PRESET REGA

/DO TESTS 90-93 40 TIMES

/TO TEST 90

/PRESET REGA

/CHECK THAT DIFLO ALWAYS TRANSFERS BUFFER TO COUNTER ON MODE 2(1)

/GET PRESET

/PRESET BUFFER

/GET RATE

/START CLOCK

/GET ENABLES

/INTERRUPT ON OVERFLOW

/WAIT FOR INTERRUPT

/WAIT FOR ANOTHER OVERFLOW

/22 MSEC DELAY

/GET THE COUNTER

/B IS OK

/COUNTER SHOULD NEVER GO POSITIVE

/ECC EM12=00033 IS EITHER NOT INSTALLED OR NOT WORKING

```

4270 1071 TAD KPRE TST94,
4271 6133 CLAB
4272 7200 CLA
4273 1073 TAD KRATE
4274 6132 CLR
4275 7200 CLA
4276 1072 TAD KENA
4277 6134 CLEN
4278 6131 CLSK
4279 5300 JMP
4280 2051 ISZ REGT
4281 5302 JMP
4282 7200 CLA
4283 6132 CLR
4284 6134 CLEN
4285 6135 CLSA
4286 6137 CLCA
4287 7440 SZA
4288 7710 SPA CLA
4289 4430 JMS I ERROR
4290 4426 JMS I ERROR
4291 4702 TST94M
4292 7402 HLT
4293 7410 SKP
4294 4270 TST94
    
```

/ALERT OPERATOR OF PASS COMPLETION
/SUPPRESS PRINTOUT IF RSM 06 = 1

4321	2032	ISB	PASS	/INCREMENT PASS
4322	7000	NOP		/DON'T SKIP
4323	7004	LAS		/READ SWITCHES
4324	0111	AND	K0040	/PICK OUT RSM 06
4325	7640	SEA CLA		/SET?
4326	5176	JMP	176	/YES, NO PRINTOUT
4327	1044	TAD	PNTJ	/GET POINTER
4328	3426	DCA I	ERROR	/GHEAT MONITOR
4329	5431	JMP I	OUTPAS	/GO TYPE ALARM
4330	4741	LOCJ,	TS195H	/MESSAGE POINTER

/RETURN TO LOC 176 FROM ASCII TYPEOUT (MONITOR WILL HANDLE LINK)

/NON ERROR MONITOR DETERMINES IF OPERATOR WANTS TO LOOP ON NONFAILING TEST

5000 0000 ERRORS, 0

5001 7307 CLA CLP IAC RTL

5002 1200 TAD ERRORS

5003 3200 DCA ERRORS

5004 1600 TAD I ERRORS

5005 3220 DCA ERRORS

5006 2046 ISZ REGA

5007 5620 JMP I ERRORS

5010 7604 LAS K0400

5011 0122 AND

5012 7640 SZA CLA

5013 5620 JMP I ERRORS

5014 7040 CMA

5015 1200 TAD ERRORS

5016 3200 DCA ERRORS

5017 5600 JMP I ERRORS

/ERROR PROCESSOR, SCOPE LOOP, HALT, PRINT

5020 0000 ERRORS, 0

5021 7604 LAB

5022 7004 RAL

5023 7000 SMA CLA

5024 5251 JMP ASCII

5025 4421 JMS I BELL

5026 1220 TAD ASCRXT, TAD

5027 7041 CIA

5028 3027 DCA

5031 2220 ISZ ERRORS

5032 7604 LAS

5033 7700 SMA CLA

5034 7402 HLT

5035 2220 ISZ ERRORS

5036 2220 ISZ ERRORS

5037 1620 TAD I ERRORS

5040 3200 DCA ERRORS

5041 7604 LAS

5042 7006 RTL

5043 7710 SPA CLA

5044 5600 JMP I ERRORS

5045 7040 CMA

5046 1220 TAD ERRORS

5047 3220 DCA ERRORS

5050 5620 JMP I ERRORS

/RETURN ADDRESS

/SET AC = 4

/GET RETURN ADDRESS

/UPDATE RETURN ADDRESS

/GET SCOPE LOOP ADDRESS

/STORE I

/UPDATE DATA

/EXIT

/READ SWITCHES

/SAVE SR3

/TEST AND CLEAR

/LOOPING

/GET AC=1

/ADD ERRORS

/STORE IN ERRORS

/JUMP INDIRECT LOOP

/RETURN ADDRESS STORAGE

/READ SWITCHES

/MOVE SR1 INTO AC00

/IS I SET

/NO TYPE A MESSAGE

/RING THE BELL

/GET CURRENT ERROR ADDRESS

/INVERT I

/STORE IN LAST ERROR

/YES INDEX ESCAPE

/READ SWITCHES

/IS SR0 SET

/NO, ERROR HALT

/YES INDEX ESCAPE TO JUMP OUT

/INDEX ERRORS TO SCOPE MODE

/GET SCOPE ADDRESS

/STORE IN TYPE

/READ SWITCHES

/MOVE SR02 TO AC0

/IS SCOPE MODE SELECTED

/YES CONTINUE IN SCOPE LOOP

/NO SET AC=7777 (=1)

/SUBTRACT ONE FROM ERRORS

/STORE SELECTED ADDRESS

/EXIT TO NEXT TEST


```

/SET S(AC)=1
/GET MESSAGE ADDRESS STORAGE
/STORE IT IN AUTO INDEX REGISTER
/GET RETURN ADDRESS
/SUBTRACT LAST ERROR ADDRESS
/TEST
/SAME GO TYPE DATA
/GET FIRST CHARACTER
/SAVE IT
/GET IT
/NUMBER=EXIT,
/INVERT IT
/NUMBER=EXITA
/TYPE OUT DATA ROUTINE
/CHANGE IT BACK
/SHAP AC TO THE RIGHT
/MOVE
/MOVE
/TYPE IT
/GET IT AGAIN
/TYPE IT
/MUST BE MORE WORDS THAT NEED TYPING
/SAVE SIGNIFICANT PART
/STORE WORD
/PETCH IT
/TEST FOR 00 CRLF CODE
/YES IT WAS
/NO TYPE IT
/SUBTRACT 40
/TEST POLARITY
/ADD 340
/ADD 340
/TYPE
/EXIT

```

```

5051 7240 CLA CMA
5052 1620 TAD I
5053 3010 DCA
5054 1220 TAD
5055 1027 TAD
5056 7650 SNA CLA
5057 5363 JMP
5060 1410 TAD I
5061 3200 DCA
5062 1200 TAD
5063 7450 SNA
5064 5226 JMP
5065 7040 CMA
5066 7450 SNA
5067 5315 JMP
5070 7040 CMA
5071 7112 RTR CLL
5072 7012 RTR
5073 7012 RTR
5074 4300 JMS
5075 1200 TAD
5076 4300 JMS
5077 5260 JMP
5080 0000 TYPECH, 0
5101 0113 AND
5102 3036 DCA
5103 1056 TAD
5104 7650 SNA CLA
5105 4354 JMS
5106 1056 TAD
5107 1151 TAD
5110 7510 SPA
5111 1114 TAD
5112 1117 TAD
5113 4465 JMS I
5114 5700 JMP I

```

```

5115 1410 DATUM, TAD I PINT
5116 3200 DCA NERROS
5117 1200 TAD NERROS
5120 7650 SNA CLA
5121 5226 JMP ASGRXT
5122 1200 TAD NERROS
5123 1202 TAD NERROS
5124 7650 SNA CLA
5125 5176 JMP 176
5126 1600 TAD I NERROS
5127 4333 JMS OCTYP
5130 1117 TAD K240
5131 4465 JMS I TYPE
5132 5015 JMP DATUM
5133 0000 OCTYP, 0
5134 3300 DCA TYPECH
5135 1143 TAD K774
5136 3056 DCA SPACE
5137 1130 TAD K1026
5140 3354 DCA HERE, REDD,
5141 1300 TAD TYPECH
5142 7004 RAL
5143 3300 DCA
5144 1354 TAD CRLF
5145 7004 RAL
5146 7420 SNL
5147 5340 JMP REDD
5150 4465 JMS I TYPE
5151 2056 ISZ SPACE
5152 5337 JMP HERE
5153 5733 JMP I OCTYP
5154 0000 0
5155 1374 TAD K0215
5156 4465 JMS I TYPE
5157 1375 TAD K0212
5160 4465 JMS I TYPE
5161 1115 TAD K0177
5162 5754 JMP I CRLF
5163 1410 TAD I PINT
5164 7450 SNA
5165 5226 JMP ASGRXT
5166 7040 CMA
5167 7640 SZA CLA
5170 5363 JMP DATYP
5171 4354 JMS CRLF
5172 7300 CLA CLL
5173 5315 JMP DATUM
5174 1215 K0215, 0212
5175 0212 K0212, 0212

```

```

/GET ADDRESS OF REGISTER
/STORE IN TEMP
/GET TEMP
/TEST FOR EXIT
/EQUALS 0000 EXIT
/GET TEMP
/SS?
/TEST?
/SPECIAL RESTART
/GET DATA
/TYPE IT
/SPACE
/TYPE IT
/DATUM
OCTYP,
JMS
TAD I
NERROS
JMS
TAD
K240
TYPE
JMS I
TYPE
JMS
TAD
K0215
TYPE
JMS I
TYPE
TAD
K0212
TYPE
JMS I
TYPE
TAD
K0177
CRLF
JMP I
PINT
ASGRXT
SNA
JMP
ASGRXT
CMA
SZA CLA
DATYP
JMS
CRLF
CLA CLL
JMP
DATUM
K0215, 0212
0212

```

```

/EXIT
/RETURN ADDRESS STORAGE
/GET CR
/TYPE IT
/GET LF
/TYPE IT
/SET TO RUBOUT
/EXIT
/GET A TERM OFF OF TYPE LIST
/END OF LIST?
/YES EXIT
/INVERT
/BEGINNING OF DATA
/NO
/YES OK RETURN THE TTY CARRIAGE AND LINE FEED
/GO TYPE THE DATA

```

/RING THE BELL

*5200 BELLS, 0

LAS 7604

AND 0114

SEA CLA 7640

JMP I BELLS 5600

TAD K0007 1201

JMS I TYPE 4465

JMP I BELLS 5600

0 0000

TAD RNA 1240

TAD RNA 1241

TAD RNA 1242

TAD RNA 1241

TAD RNA 1240

TAD RNA 1241

TAD RNA 1242

TAD RNA 1241

TAD RNA 1240

TAD RNA 1241

TAD RNA 1242

TAD RNA 1241

TAD RNA 1240

TAD RNA 1241

TAD RNA 1242

TAD RNA 1241

TAD RNA 1240

TAD RNA 1241

TAD RNA 1242

TAD RNA 1241

TAD RNA 1240

TAD RNA 1241

TAD RNA 1242

TAD RNA 1241

TAD RNA 1240

TAD RNA 1241

TAD RNA 1242

TAD RNA 1241

TAD RNA 1240

TAD RNA 1241

TAD RNA 1242

TAD RNA 1241

TAD RNA 1240

TAD RNA 1241

TAD RNA 1242

TAD RNA 1241

TAD RNA 1240

TAD RNA 1241

TAD RNA 1242

TAD RNA 1241

TAD RNA 1240

/RANDOM NUMBER GENERATOR

RANDY, 0

JMP I BELLS 5600

TAD RNA 1240

TAD RNA 1241

TAD RNA 1242

TAD RNA 1241

TAD RNA 1240

TAD RNA 1241

TAD RNA 1242

TAD RNA 1241

TAD RNA 1240

TAD RNA 1241

TAD RNA 1242

TAD RNA 1241

TAD RNA 1240

TAD RNA 1241

TAD RNA 1242

TAD RNA 1241

TAD RNA 1240

TAD RNA 1241

TAD RNA 1242

TAD RNA 1241

TAD RNA 1240

TAD RNA 1241

TAD RNA 1242

TAD RNA 1241

TAD RNA 1240

TAD RNA 1241

TAD RNA 1242

TAD RNA 1241

TAD RNA 1240

TAD RNA 1241

TAD RNA 1242

TAD RNA 1241

TAD RNA 1240

TAD RNA 1241

TAD RNA 1242

TAD RNA 1241

TAD RNA 1240

TAD RNA 1241

TAD RNA 1242

TAD RNA 1241

TAD RNA 1240

TAD RNA 1241

/CLEAR FLAG

JMP I TYP0UT

TCP CLA CLL

JMP I TYP0UT

0

CLA CLL

PASS

REGA

DCA

LSTCRM

JMP I SETN

/RESET PASS COUNTER

SETN, 0

CLA CLL

DCA

REGA

DCA

LSTCRM

JMP I SETN

5200

5201

5202

5203

5204

5205

5206

5207

5208

5209

5210

5211

5212

5213

5214

5215

5216

5217

5218

5219

5220

5221

5222

5223

5224

5225

5226

5227

5228

5229

5230

5231

5232

5233

5234

5235

5236

5237

5238

5239

5240

5241

5242

5243

5244

5245

5246

5247

5248

5249

5250

5251

5252

5253

5254

5255

5256

5257

5258

5259

5260

5261

5262

5263

5264

5265

5266

5267

5268

5269

5270

5271

5272

5273

5274

5275

5276

5277

5278

5279

5280

5281

5282

5283

5284

5285

5286

5287

5288

5289

5290

5291

5292

5293

5294

5295

5296

5297

5298

5299

5300

5301

5302

5303

5304

5305

5306

5307

5308

5309

5310

5311

5312

5313

5314

5315

5316

5317

5318

5319

5320

5321

5322

5323

5324

5325

5326

5327

5328

5329

5330

5331

5332

5333

5334

5335

5336

5337

5338

5339

5340

5341

5342

5343

5344

5345

5346

5347

5348

5349

5350

5351

5352

5353

5354

5355

5356

5357

5358

5359

5360

5361

5362

5363

5364

5365

5366

5367

5368

5369

5370

5371

5372

5373

5374

5375

5376

5377

5378

5379

5380

5381

5382

5383

5384

5385

5386

5387

5388

5389

5390

5391

5392

5393

5394

5395

5396

5397

/TEXT TEST ERROR MESSAGES

/TS110 CLAB CHANGED AC

TS110M, 0024

5261 0024
5262 2324
5263 6160
5264 4003
5265 1401
5266 0240
5267 0310
5270 0116
5271 0705
5272 0440
5273 0103
5274 4000
5275 7777
5276 0046
5277 0053
5300 0000
EXIT

/TS111 CLBA FAILED

TS111M, 0024

5301 0024
5302 2324
5303 6161
5304 4003
5305 1402
5306 0140
5307 0601
5310 1114
5311 0504
5312 4000
5313 7777
5314 0054
5315 0053
5316 0000
EXIT

/TS112 CLAB FAILED

TS112M, 0024

5317 0024
5320 2324
5321 6162
5322 4003
5323 1401
5324 0240
5325 0601
5326 1114
5327 0504
5330 4000
5331 7777
5332 0054
5333 0053
5334 0000
EXIT

/TS113 CLAB FAILED

TS113M, 0024

5335 0024
5336 2324
5337 6163
5340 4003
5341 1401
EXIT

5342	0240	5342	0240
5343	0601	5343	0601
5344	1114	5344	1114
5345	0504	5345	0504
5346	4000	5346	4000
5347	7777	5347	7777
5348	EX17A	5348	EX17A
5349	REGA	5349	REGA
5350	0046	5350	0046
5351	0053	5351	0053
5352	0000	5352	0000
5353	0024	5353	0024
5354	2324	5354	2324
5355	6164	5355	6164
5356	4003	5356	4003
5357	1401	5357	1401
5360	0240	5360	0240
5361	0601	5361	0601
5362	1114	5362	1114
5363	0504	5363	0504
5364	4000	5364	4000
5365	7777	5365	7777
5366	0054	5366	0054
5367	0053	5367	0053
5370	0000	5370	0000
5371	0024	5371	0024
5372	2324	5372	2324
5373	6165	5373	6165
5374	4003	5374	4003
5375	1402	5375	1402
5376	0140	5376	0140
5377	0310	5377	0310
5400	0116	5400	0116
5401	0705	5401	0705
5402	0440	5402	0440
5403	0225	5403	0225
5404	0606	5404	0606
5405	0522	5405	0522
5406	4000	5406	4000
5407	7777	5407	7777
5410	0054	5410	0054
5411	0053	5411	0053
5412	0000	5412	0000
5413	0024	5413	0024
5414	2324	5414	2324
5415	6166	5415	6166
5416	4003	5416	4003
5417	1401	5417	1401
5420	0274	5420	0274
5421	7603	5421	7603
5422	1402	5422	1402
5423	0140	5423	0140
5424	0601	5424	0601
5425	1114	5425	1114

/TS16 CLAB <> CLBA FAILED

/TS15 CLBA CHANGED BUFFER

/TS14 CLAB FAILED

5426	0504
5427	4000
5428	4000
5429	4000
5430	7777
5431	0046
5432	0053
5433	0000
5434	0024
5435	2324
5436	6167
5437	4003
5438	1401
5439	0274
5440	7603
5441	1402
5442	0140
5443	0601
5444	1114
5445	0504
5446	4000
5447	7777
5448	0054
5449	0053
5450	0000
5451	0024
5452	0024
5453	0024
5454	0024
5455	0024
5456	6170
5457	4003
5458	1401
5459	0274
5460	7603
5461	1402
5462	0140
5463	0601
5464	1114
5465	0504
5466	4000
5467	7777
5468	0054
5469	0053
5470	0000
5471	0024
5472	0024
5473	0024
5474	0024
5475	0024
5476	0024
5477	2324
5478	6171
5479	4003
5480	1405
5481	1640
5482	0310
5483	0116
5484	0705
5485	0440
5486	0103
5487	4000

TS119M, 0024

/TS119 CLEN CHANGED AC

TS116M, 0024

/TS116 CLAB <> CLBA FAILED

TS117M, 0024

/TS117 CLAB <> CLBA FAILED

5512 7777 EXITA
 5513 0046 REGA
 5514 0053 RXED
 5515 0000 EXIT

5516 0024 TST20H; 0024

5517 2324

5520 6260

5521 4003

5522 1405

5523 1640

5525 0116

5524 0310

5526 0705

5527 2440

5530 0225

5531 0606

5532 0522

5533 4000

5534 7777 EXITA

5535 0046 REGA

5536 0053 RXED

5537 0000 EXIT

TST21M;

0024

5540 0024

5541 2324

5542 6261

5543 4003

5544 1403

5545 0140

5546 0601

5547 1114

5548 0504

5551 4000

5552 7777 EXITA

5553 0054

5554 0053 RXED

5555 0000 EXIT

TST22M;

0024

5556 0024

5557 2324

5560 6262

5561 4042

5562 0314

5563 2240

5564 0316

5565 2442

5566 4006

5567 0111

5570 1405

5571 2400

5572 7777 EXITA

5573 0054

5574 0053 RXED

5575 0000 EXIT

/TST21 CLCA FAILED

/TST22 "CLR CNT" FAILED

/TST20 CLCN CHANGED BUFFER

5576	0024	TS123M, 0024	5576
5577	2324		5577
5600	6263		5600
5601	4003		5601
5602	1405		5602
5603	1640		5603
5604	0601		5604
5605	1114		5605
5606	0504		5606
5607	4000		5607
5610	7777	EX17A	5610
5611	0846	REGA	5611
5612	0853	RXED	5612
5613	0000	EXIT	5613
5614	0024	TS124M, 0024	5614
5615	2324		5615
5616	6264		5616
5617	4003		5617
5620	1405		5620
5621	1640		5621
5622	0601		5622
5623	1114		5623
5624	0504		5624
5625	4000		5625
5626	7777	EX17A	5626
5627	0054	SEND	5627
5630	0853	RXED	5630
5631	0000	EXIT	5631
5632	0024	TS125M, 0024	5632
5633	2324		5633
5634	6265		5634
5635	4003		5635
5636	1403		5636
5637	0140		5637
5640	0310		5640
5641	0116		5641
5642	0705		5642
5643	2340		5643
5644	0317		5644
5645	2916		5645
5646	2400		5646
5647	7777	EX17A	5647
5650	0054	SEND	5650
5651	0853	RXED	5651
5652	0000	EXIT	5652
5653	0024	TS126M, 0024	5653
5654	2324		5654
5655	6266		5655
5656	4002		5656
5657	2906		5657
5660	0605		5660

/TS123 GLEN FAILED

/TS124 GLEN FAILED

/TS125 CLCA CHANGES COUNT

/TS126 BUFFER <> COUNTER FAILED

5746	0000	EXIT
5747	0024	TS129M, 0024
5750	2324	2324
5751	6271	6271
5752	4042	4042
5753	1417	1417
5754	0104	0104
5755	4003	4003
5756	1624	1624
5757	4240	4240
5760	1417	1417
5761	0104	0104
5762	0504	0504
5763	4011	4011
5764	1640	1640
5765	0522	0522
5766	2217	2217
5767	2200	2200
5770	7777	7777
5771	0054	0054
5772	0053	0053
5773	0000	EXIT
5774	0024	TS130M, 0024
5775	2324	2324
5776	6360	6360
5777	4015	4015
6000	1704	1704
6001	0540	0540
6002	2205	2205
6003	0740	0740
6004	0301	0301
6005	2523	2523
6006	0523	0523
6007	4042	4042
6010	1417	1417
6011	0104	0104
6012	4003	4003
6013	1624	1624
6014	4200	4200
6015	7777	7777
6016	0054	0054
6017	0053	0053
6020	0200	EXIT
6021	0024	TS131M, 0024
6022	2324	2324
6023	6361	6361
6024	4015	4015
6025	1704	1704
6026	0540	0540
6027	2205	2205
6030	0740	0740
6031	0301	0301
6032	2523	2523

/TS131 MODE REG CAUSES "LOAD CNT" OR "CLR BUF"

/TS130 MODE REG CAUSES "LOAD CNT"

/TS129 "LOAD CNT" LOADED IN ERROR

6033	0523	6033	0523
6034	4042	6034	4042
6035	1417	6035	1417
6036	0104	6036	0104
6037	4003	6037	4003
6040	1624	6040	1624
6041	4240	6041	4240
6042	1722	6042	1722
6043	4042	6043	4042
6044	0314	6044	0314
6045	2240	6045	2240
6046	0225	6046	0225
6047	0642	6047	0642
6050	4000	6050	4000
6051	7777	6051	7777
6052	0054	6052	0054
6053	0053	6053	0053
6054	0047	6054	0047
6055	0000	6055	0000
6056	0024	6056	0024
6057	2324	6057	2324
6060	6362	6060	6362
6061	4015	6061	4015
6062	1704	6062	1704
6063	0540	6063	0540
6064	6272	6064	6272
6065	4061	6065	4061
6066	7660	6066	7660
6067	4003	6067	4003
6070	1417	6070	1417
6071	0313	6071	0313
6072	0504	6072	0504
6073	4003	6073	4003
6074	1624	6074	1624
6075	2200	6075	2200
6076	7777	6076	7777
6077	0054	6077	0054
6100	0053	6100	0053
6101	0000	6101	0000
6102	0024	6102	0024
6103	2324	6103	2324
6104	6363	6104	6363
6105	4015	6105	4015
6106	1704	6106	1704
6107	0540	6107	0540
6110	6272	6110	6272
6111	4062	6111	4062
6112	7661	6112	7661
6113	4003	6113	4003
6114	1417	6114	1417
6115	0313	6115	0313
6116	0504	6116	0504
6117	4003	6117	4003

TS133M

/TS133 MODE 21 120 CLOCKED CNTR

TS132M

/TS132 MODE 21 120 CLOCKED CNTR

6204	1340	6217	0024	TS137M:	0024	1340
6209	2313	6216	0000		EX17	4000
6206	1120	6215	4000		1722	2222
6207	2005	6214	1722		4005	1116
6210	0440	6213	2222		4005	0440
6211	1116	6212	4005		1116	0440
6221	6367	6211	1116		0440	2005
6222	4011	6210	0440		1120	1120
6223	1414	6209	2313		2313	1340
6224	0507	6228	2324		2324	6367
6225	0114	6221	6367		4011	4011
6226	4003	6222	4011		1414	1414
6227	1417	6223	1414		0507	0507
6230	0313	6224	0507		0114	0114
6231	4011	6225	0114		4003	4003
6232	1624	6226	4003		1417	1417
6233	0522	6227	1417		0313	0313
6234	2225	6230	0313		4011	4011
6235	2024	6231	4011		1624	1624
6236	4100	6232	1624		0522	0522
6237	0900	6233	0522		2024	2024
		6234	2225		4100	4100
		6235	2024		0900	0900
		6236	4100		EX17	EX17
		6237	0900			

/TS137 ILLEGAL CLOCK INTERRUPT

/TS138 CLK FAILED TO SKIP

/TS139 CLOCK INTERRUPT FAILED

6240	0024	6257	0024	TS139M:	0024	1340
6241	2324	6258	0000		EX17	4000
6242	6370	6259	4000		1120	2313
6243	4003	6260	2313		1740	4024
6244	1423	6261	4024		0504	1114
6245	1340	6262	0504		0601	1340
6246	0601	6263	1340		1423	4003
6247	1114	6264	4003		6370	2324
6248	0601	6265	4003		2324	6371
6249	1340	6266	2324		4003	4003
6250	0504	6267	4003		1417	1417
6251	4024	6268	1417		0313	0313
6252	1740	6269	0313		4011	4011
6253	2313	6270	4011		1624	1624
6254	1120	6271	1624		0522	0522
6255	4000	6272	0522		2024	2024
6256	0000	6273	2024		4100	4100
		6274	4100		0900	0900
		6275	0900		EX17	EX17
		6276	EX17			

6270	2225	6270	2225
6271	2024	6271	2024
6272	4006	6272	4006
6273	0111	6273	0111
6274	1405	6274	1405
6275	0400	6275	0400
6276	0000	6276	0000
6277	0024	6277	0024
6300	2324	6300	2324
6301	6460	6301	6460
6302	4017	6302	4017
6303	4706	6303	4706
6304	1417	6304	1417
6305	4005	6305	4005
6306	1601	6306	1601
6307	0214	6307	0214
6310	0540	6310	0540
6311	2717	6311	2717
6312	1647	6312	1647
6313	2440	6313	2440
6314	3205	6314	3205
6315	2217	6315	2217
6316	4000	6316	4000
6317	0000	6317	0000
6320	0024	6320	0024
6321	2324	6321	2324
6322	6461	6322	6461
6323	4017	6323	4017
6324	4706	6324	4706
6325	1417	6325	1417
6326	4006	6326	4006
6327	1401	6327	1401
6330	0740	6330	0740
6331	2717	6331	2717
6332	1647	6332	1647
6333	2440	6333	2440
6334	0314	6334	0314
6335	0501	6335	0501
6336	2200	6336	2200
6337	0000	6337	0000
6340	0024	6340	0024
6341	2324	6341	2324
6342	6462	6342	6462
6343	4003	6343	4003
6344	1417	6344	1417
6345	0313	6345	0313
6346	4011	6346	4011
6347	1624	6347	1624
6350	2240	6350	2240
6351	2717	6351	2717
6352	1647	6352	1647
6353	2440	6353	2440

TS142M,

/TS142 CLOCK INTR MONIT CLEAR

TS141M,

/TS141 O'FLO FLAG MONIT CLEAR

TS140M,

/TS140 O'FLO ENABLE MONIT ZERO

6354	0314	0314
6355	0501	0501
6356	2200	2200
6357	0000	0000
6360	0024	0024
/TST43M: 0024		
6361	2324	2324
6362	6463	6463
6363	4002	4002
6364	1124	1124
6365	4061	4061
6366	6140	6140
6367	0601	0601
6370	1114	1114
6371	0504	0504
6372	5600	5600
6373	7777	7777
6374	0054	0054
6375	0053	0053
6376	0000	0000
6377	0024	0024
/TST44M: 0024		
6400	2324	2324
6401	6464	6464
6402	4002	4002
6403	1124	1124
6404	4061	4061
6405	6040	6040
6406	0601	0601
6407	1114	1114
6410	0504	0504
6411	5600	5600
6412	7777	7777
6413	0054	0054
6414	0053	0053
6415	0000	0000
6416	0024	0024
/TST45M: 0024		
6417	2324	2324
6420	6465	6465
6421	4002	4002
6422	1124	1124
6423	4060	4060
6424	7140	7140
6425	0601	0601
6426	1114	1114
6427	0504	0504
6430	5600	5600
6431	7777	7777
6432	0054	0054
6433	0053	0053
6434	0000	0000
6435	0024	0024
/TST46M: 0024		
6436	2324	2324

/TST43 BIT 11 FAILED,

/TST44 BIT 10 FAILED,

/TST45 BIT 09 FAILED,

/TST46 BIT 08 FAILED,

6466	6466
4802	6440
1124	6441
4060	6442
7840	6443
0601	6444
1114	6445
0504	6446
5600	6447
EXIT	6450
SEND	6451
RXED	6452
EXIT	6453
0024	6454
TS147M:	0024
2324	6455
6467	6456
4002	6457
1124	6460
4060	6461
6740	6462
0601	6463
1114	6464
0504	6465
5600	6466
EXIT	6467
SEND	6470
RXED	6471
EXIT	6472
0024	6473
TS148M:	0024
2324	6474
6470	6475
4002	6476
1124	6477
4060	6500
6640	6501
0601	6502
1114	6503
0504	6504
5600	6505
EXIT	6506
SEND	6507
RXED	6510
EXIT	6511
0024	6512
TS149M:	0024
2324	6513
6471	6514
4002	6515
1124	6516
4060	6517
6540	6520
0601	6521
1114	6522

/TS149 BIT 06 FAILED,

/TS148 BIT 06 FAILED,

/TS147 BIT 07 FAILED,

6523	0504	6523	0504
6524	5600	6524	5600
6525	7777	6525	7777
6526	0054	6526	0054
6527	0053	6527	0053
6530	0000	6530	0000
6531	0024	6531	0024
-- 13150M, 0024			
2324	0024	2324	0024
6532	2324	6532	2324
6533	6560	6533	6560
6534	4002	6534	4002
6535	1124	6535	1124
6536	4060	6536	4060
6537	6440	6537	6440
6540	0601	6540	0601
6541	1114	6541	1114
6542	0504	6542	0504
6543	5600	6543	5600
6544	7777	6544	7777
6545	0054	6545	0054
6546	0053	6546	0053
6547	0000	6547	0000
6550	0024	6550	0024
19151M, 0024			
2324	0024	2324	0024
6551	2324	6551	2324
6552	6561	6552	6561
6553	4002	6553	4002
6554	1124	6554	1124
6555	4060	6555	4060
6556	6340	6556	6340
6557	0601	6557	0601
6560	1114	6560	1114
6561	0504	6561	0504
6562	5600	6562	5600
6563	7777	6563	7777
6564	0054	6564	0054
6565	0053	6565	0053
6566	0000	6566	0000
6567	0024	6567	0024
15152M, 0024			
2324	0024	2324	0024
6570	2324	6570	2324
6571	6562	6571	6562
6572	4002	6572	4002
6573	1124	6573	1124
6574	4060	6574	4060
6575	6240	6575	6240
6576	0601	6576	0601
6577	1114	6577	1114
6600	0504	6600	0504
6601	5600	6601	5600
6602	7777	6602	7777
6603	0054	6603	0054
6604	0053	6604	0053
6605	0000	6605	0000

/15152 BIT 02 FAILED,

/19151 BIT 03 FAILED,

/13150 BIT 04 FAILED,

6606 0024 T8153M, 0024

6607 2324 6963

6610 2324 6963

6611 4002

6612 1124

6613 4060

6614 6140

6615 0601

6616 1114

6617 0504

6620 5600

6621 7777

6622 0054

6623 0053

6624 0000

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

/T8153 BIT 01 FAILED,

6963 4002

6963 4002

6963 4002

6963 4060

6963 6140

6963 0601

6963 1114

6963 0504

6963 5600

6963 7777

6963 0054

6963 0053

6963 0000

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

EXIT

/T8155 RATE 400KC FAILS

/T8156 RATE 100KC FAILS

6672	0001	6673	1114	6674	2300	6675	0000
6745	0024	6746	2324	6747	2324	6748	2324
6749	0024	6750	2324	6751	2324	6752	2324
6753	0024	6754	2324	6755	2324	6756	2324
6757	0024	6758	2324	6759	2324	6760	2324
6762	0024	6763	2324	6764	2324	6765	2324
6767	0024	6768	2324	6769	2324	6770	2324
6772	0024	6773	2324	6774	2324	6775	2324
6778	0024	6779	2324	6780	2324	6781	2324
6782	0024	6783	2324	6784	2324	6785	2324
6788	0024	6789	2324	6790	2324	6791	2324
6792	0024	6793	2324	6794	2324	6795	2324
6798	0024	6799	2324	6800	2324	6801	2324
6802	0024	6803	2324	6804	2324	6805	2324
6808	0024	6809	2324	6810	2324	6811	2324
6812	0024	6813	2324	6814	2324	6815	2324
6818	0024	6819	2324	6820	2324	6821	2324
6822	0024	6823	2324	6824	2324	6825	2324
6828	0024	6829	2324	6830	2324	6831	2324
6834	0024	6835	2324	6836	2324	6837	2324
6840	0024	6841	2324	6842	2324	6843	2324
6844	0024	6845	2324	6846	2324	6847	2324
6850	0024	6851	2324	6852	2324	6853	2324
6856	0024	6857	2324	6858	2324	6859	2324
6862	0024	6863	2324	6864	2324	6865	2324
6868	0024	6869	2324	6870	2324	6871	2324
6872	0024	6873	2324	6874	2324	6875	2324
6878	0024	6879	2324	6880	2324	6881	2324
6882	0024	6883	2324	6884	2324	6885	2324
6888	0024	6889	2324	6890	2324	6891	2324
6892	0024	6893	2324	6894	2324	6895	2324
6898	0024	6899	2324	6900	2324	6901	2324
6902	0024	6903	2324	6904	2324	6905	2324
6908	0024	6909	2324	6910	2324	6911	2324
6912	0024	6913	2324	6914	2324	6915	2324
6918	0024	6919	2324	6920	2324	6921	2324
6922	0024	6923	2324	6924	2324	6925	2324
6928	0024	6929	2324	6930	2324	6931	2324
6934	0024	6935	2324	6936	2324	6937	2324
6940	0024	6941	2324	6942	2324	6943	2324
6944	0024	6945	2324	6946	2324	6947	2324
6950	0024	6951	2324	6952	2324	6953	2324
6956	0024	6957	2324	6958	2324	6959	2324
6962	0024	6963	2324	6964	2324	6965	2324
6968	0024	6969	2324	6970	2324	6971	2324
6972	0024	6973	2324	6974	2324	6975	2324
6978	0024	6979	2324	6980	2324	6981	2324
6982	0024	6983	2324	6984	2324	6985	2324
6988	0024	6989	2324	6990	2324	6991	2324
6992	0024	6993	2324	6994	2324	6995	2324
6998	0024	6999	2324	7000	2324	7001	2324

TS157M

TS158M

TS159M

TS160M

/TS157 RATE 10KC FAILS

/TS158 RATE 1KC FAILS

/TS159 RATE 100CPS FAILS

/TS160 CHAN 1 INPUT LOCKED OUT

6755	2025
6756	2440
6757	1417
6760	0313
6761	0504
6762	4017
6763	2524
6764	4000
6765	0000
6766	0024
6766	0024
6767	2524
6770	6661
6771	4003
6772	1001
6773	1640
6774	6340
6775	2717
6776	1647
6777	2440
6777	2440
7000	2417
7001	0707
7002	1405
7003	4000
7004	7777
7005	0054
7006	0053
7007	0000
7010	0024
7010	0024
7011	2524
7012	6662
7013	4003
7014	1001
7015	1640
7016	6240
7017	2717
7020	1647
7021	2440
7022	2417
7023	0707
7024	1405
7025	4000
7026	7777
7027	0054
7030	0053
7031	0000
7032	0024
7032	0024
7033	2524
7034	6663
7035	4003
7036	1001
7037	1640
7040	6140

15163M, 0024

/15163 CHAN 1 MONIT TOGGLE

15162M, 0024

/15162 CHAN 2 MONIT TOGGLE

15161M, 0024

/15161 CHAN 3 MONIT TOGGLE

EXIT
RXED
SEND
EXIT
EXIT
4000
1405
0707
2417
2440
1647
2717
6240
1640
1001
4003
6662
2524
0024

7841	2717	7841	2717
7842	1647	7842	1647
7843	2440	7843	2440
7844	2417	7844	2417
7845	0707	7845	0707
7846	1405	7846	1405
7847	4000	7847	4000
7850	7777	7850	7777
7851	0054	7851	0054
7852	0053	7852	0053
7853	0000	7853	0000
7854	0024	7854	0024
7855	2324	7855	2324
7856	6664	7856	6664
7857	4003	7857	4003
7860	1001	7860	1001
7861	1640	7861	1640
7862	4061	7862	4061
7863	4027	7863	4027
7864	1716	7864	1716
7865	4724	7865	4724
7866	4011	7866	4011
7867	1624	7867	1624
7870	2200	7870	2200
7871	0000	7871	0000
7872	0024	7872	0024
7873	2324	7873	2324
7874	6665	7874	6665
7875	4003	7875	4003
7876	1001	7876	1001
7877	1640	7877	1640
7880	4061	7880	4061
7881	4011	7881	4011
7882	1624	7882	1624
7883	2240	7883	2240
7884	1116	7884	1116
7885	4005	7885	4005
7886	2222	7886	2222
7887	1722	7887	1722
7888	4000	7888	4000
7889	7111	7889	7111
7892	0024	7892	0024
7893	2324	7893	2324
7894	6666	7894	6666
7895	4003	7895	4003
7896	1001	7896	1001
7897	1640	7897	1640
7898	1647	7898	1647
7899	2440	7899	2440
7900	1647	7900	1647
7901	2717	7901	2717

TST64M, 0024

/TST64 CHAN 1 MONIT INTR

TST65M, 0024

/TST65 CHAN 1 INTR IN ERROR

TST66M, 0024

/TST66 CHAN 2 MONIT INTR

7125	2422	7125	0024
7126	5600	7126	5600
7127	7777	7127	7777
7130	0054	7130	0054
7131	0053	7131	0053
7132	0000	7132	0000
7133	0024	7133	0024
7134	2324	7134	2324
7135	6667	7135	6667
7136	4003	7136	4003
7137	1001	7137	1001
7140	1640	7140	1640
7141	6240	7141	6240
7142	1116	7142	1116
7143	2422	7143	2422
7144	4011	7144	4011
7145	1640	7145	1640
7146	0522	7146	0522
7147	2217	7147	2217
7150	2200	7150	2200
7151	0000	7151	0000
7152	0024	7152	0024
7153	2324	7153	2324
7154	6670	7154	6670
7155	4003	7155	4003
7156	1001	7156	1001
7157	1640	7157	1640
7160	6340	7160	6340
7161	2717	7161	2717
7162	1647	7162	1647
7163	2440	7163	2440
7164	1116	7164	1116
7165	2422	7165	2422
7166	5600	7166	5600
7167	7777	7167	7777
7170	0054	7170	0054
7171	0053	7171	0053
7172	0000	7172	0000
7173	0024	7173	0024
7174	2324	7174	2324
7175	6671	7175	6671
7176	4003	7176	4003
7177	1001	7177	1001
7200	1640	7200	1640
7201	6340	7201	6340
7202	1116	7202	1116
7203	2422	7203	2422
7204	4011	7204	4011
7205	1640	7205	1640
7206	0522	7206	0522
7207	2217	7207	2217
7210	2200	7210	2200

/TST69 CHAN 3 INTR IN ERROR

TST69M, 0024

EXIT
 RXED
 SEND
 EX17A
 5600
 2422
 5600
 2422
 1116
 2440
 1647
 2717
 6340
 1640
 1001
 4003
 6670
 2324
 0024

/TST68 CHAN 3 MONIT INTR.

TST68M, 0024

EXIT
 2200
 2217
 0522
 1640
 4011
 2422
 1116
 6240
 1640
 1001
 4003
 6667
 2324
 0024

/TST67 CHAN 2 INTR IN ERROR

TST67M, 0024

EXIT
 RXED
 SEND
 EX17A
 5600
 2422

7275	1116
7276	2025
7277	2440
7300	1411
7301	1605
7302	4006
7303	2205
7304	2140
7305	0601
7306	1114
7307	0504
7310	4000
7311	7777
7312	0053
7313	0000
7314	0024
7315	2324
7316	6763
7317	4006
7320	0123
7321	2440
7322	2301
7323	1540
7324	0601
7325	1114
7326	2300
7327	7777
7330	0054
7331	0053
7332	0000
7333	0024
7334	2324
7335	6764
7336	4017
7337	4706
7340	1417
7341	4027
7342	1716
7343	4724
7344	4006
7345	0123
7346	2440
7347	2301
7350	1500
7351	7777
7352	0054
7353	0053
7354	0000
7355	0024
7356	2324
7357	6765
7360	4006

TS173M, 0024

EXIT
RXED
EXIT

TS173 FAST SAM FAILS

TS174M, 0024

EXIT
RXED
SEND
EXIT

TS174 OFLO MONIT FAST SAM

TS175M, 0024

EXIT
RXED
SEND
EXIT

TS175 FAST SAM MONIT SET

7361	0123	7361	0123
7362	2440	7362	2440
7363	2301	7363	2301
7364	1540	7364	1540
7365	2717	7365	2717
7366	1647	7366	1647
7367	2440	7367	2440
7370	2305	7370	2305
7371	2400	7371	2400
7372	7777	7372	7777
7373	0054	7373	0054
7374	0053	7374	0053
7375	0000	7375	0000
0024	0024	0024	0024
7376	TS176M,	7376	TS176M,
7377	2324	7377	2324
7400	6766	7400	6766
7401	4015	7401	4015
7402	1704	7402	1704
7403	0523	7403	0523
7404	4062	7404	4062
7405	5961	7405	5961
7406	4011	7406	4011
7407	1610	7407	1610
7410	1102	7410	1102
7411	1124	7411	1124
7412	4006	7412	4006
7413	0123	7413	0123
7414	2440	7414	2440
7415	2301	7415	2301
7416	1500	7416	1500
7417	7777	7417	7777
7420	0054	7420	0054
7421	0053	7421	0053
7422	0000	7422	0000
0024	0024	0024	0024
7423	TS177M,	7423	TS177M,
7424	2324	7424	2324
7425	6770	7425	6770
7426	4011	7426	4011
7427	3417	7427	3417
7430	4020	7430	4020
7431	2205	7431	2205
7432	2305	7432	2305
7433	2440	7433	2440
7434	2717	7434	2717
7435	1647	7435	1647
7436	2440	7436	2440
7437	2324	7437	2324
7440	1720	7440	1720
7441	4003	7441	4003
7442	1417	7442	1417
7443	0313	7443	0313
7444	4000	7444	4000
7445	5022	7445	5022

/TS179 I/O PRESET MONIT STOP CLOCK
/IRATE BITS 1 & 2)

/TS176 MODES 2,1 INHIBIT FAST SAM

7446	0124	7446	0124
7447	0540	7447	0540
7450	0211	7450	0211
7451	2423	7451	2423
7452	4061	7452	4061
7453	4046	7453	4046
7454	4062	7454	4062
7455	5100	7455	5100
7456	0000	7456	0000
7457	0024	7457	0024
7460	2324	7460	2324
7461	7060	7461	7060
7462	4011	7462	4011
7463	3417	7463	3417
7464	4020	7464	4020
7465	2205	7465	2205
7466	2305	7466	2305
7467	2440	7467	2440
7470	2717	7470	2717
7471	1647	7471	1647
7472	2440	7472	2440
7473	2324	7473	2324
7474	1720	7474	1720
7475	4003	7475	4003
7476	1417	7476	1417
7477	0313	7477	0313
7500	4000	7500	4000
7501	5022	7501	5022
7502	0124	7502	0124
7503	0540	7503	0540
7504	0211	7504	0211
7505	2440	7505	2440
7506	6051	7506	6051
7507	4000	7507	4000
7510	0000	7510	0000
7511	0024	7511	0024
7512	2324	7512	2324
7513	7061	7513	7061
7514	4011	7514	4011
7515	3417	7515	3417
7516	4020	7516	4020
7517	2205	7517	2205
7520	2305	7520	2305
7521	2440	7521	2440
7522	2717	7522	2717
7523	1647	7523	1647
7524	2440	7524	2440
7525	0314	7525	0314
7526	0501	7526	0501
7527	2240	7527	2240
7530	1747	7530	1747
7531	0614	7531	0614
7532	1700	7532	1700

/TS181M I/O PRESET MONIT CLEAR OIFLO

/TS180 I/O PRESET MONIT STOP CLOCK
(/RATE BIT 00)

7533 0000 EXIT

7534 0024 TST02M, 0024

7535 2324

7536 7062

7537 4011

7540 3417

7541 4020

7542 2205

7543 2305

7544 2440

7545 2717

7546 1647

7547 2440

7550 0314

7551 0501

7552 2240

7553 1116

7554 2405

7555 2222

7556 2520

7557 2440

7560 0516

7561 0102

7562 1405

7563 4000

7564 0000

4333 /LOCJ=1

4334 0024 TST03M, 0024

4335 2324

4336 7063

4337 4011

4340 3417

4341 4020

4342 2305

4343 2440

4344 2717

4345 1647

4346 2440

4347 0314

4350 0501

4351 2240

4352 1116

4353 2025

4354 2423

4355 4000

4356 0000

4357 0024 TST04M, 0024

4360 2324

4361 7064

/FOLD TEXT BACK INTO FREE CORE AREA

/TST03 I/O PRESET MONIT CLEAR INPUTS

/TST04 I/O PRESET MONIT CLEAR MODE 2

/TST02 I/O PRESET MONIT CLEAR INTERRUPT ENABLE

4362	4011	4362	4011
4363	3417	4363	3417
4364	4020	4364	4020
4365	2205	4365	2205
4366	2305	4366	2305
4367	2440	4367	2440
4370	2717	4370	2717
4371	1647	4371	1647
4372	2440	4372	2440
4373	0314	4373	0314
4374	0501	4374	0501
4375	2240	4375	2240
4376	1517	4376	1517
4377	0405	4377	0405
4400	4062	4400	4062
4401	4000	4401	4000
4402	0000	4402	0000
4403	0024	4403	0024
4404	2324	4404	2324
4405	7065	4405	7065
4406	4011	4406	4011
4407	3417	4407	3417
4410	4020	4410	4020
4411	2205	4411	2205
4412	2305	4412	2305
4413	2440	4413	2440
4414	2717	4414	2717
4415	1647	4415	1647
4416	2440	4416	2440
4417	0314	4417	0314
4420	0501	4420	0501
4421	2240	4421	2240
4422	1517	4422	1517
4423	0405	4423	0405
4424	4060	4424	4060
4425	4000	4425	4000
4426	7777	4426	7777
4427	0000	4427	0000
4430	0024	4430	0024
4431	2324	4431	2324
4432	7066	4432	7066
4433	4006	4433	4006
4434	0123	4434	0123
4435	2440	4435	2440
4436	2301	4436	2301
4437	1540	4437	1540
4440	1617	4440	1617
4441	2440	4441	2440
4442	0314	4442	0314
4443	0501	4443	0501
4444	2205	4444	2205
4445	0400	4445	0400
4446	7777	4446	7777

TS186M;

0024

/TS186 FAST SAM NOT CLEARED

TS185M;

0024

/TS185 I/O PRESET MONIT CLEAR MODE 0

4450 0024 19107M, 0024 /T9107 CHAN 1 MONIT TRANS CNT TO BUF

4447 0000 EXIT

4450 0024 19107M, 0024

4451 2324

4452 7067

4453 4003

4454 1001

4455 1640

4456 6140

4457 2717

4460 1647

4461 2440

4462 2422

4463 0116

4464 2340

4465 0316

4466 2440

4467 2417

4470 4002

4471 2506

4472 4000

4473 7777

4474 0116

4475 0000

4476 0024

19108M, 0024

4477 2324

4480 7070

4481 4003

4482 1001

4483 1640

4484 6240

4485 2717

4486 1647

4487 2440

4488 2422

4489 0116

4490 2340

4491 0316

4492 2440

4493 2417

4494 4002

4495 2506

4496 4000

4497 7777

4498 0116

4499 0000

4500 0024

19109M, 0024

4501 2324

4502 7071

4503 4003

4504 1001

4505 1640

4506 6340

4476 0024 /T9108 CHAN 2 MONIT TRANS CNT TO BUF

4524 0024 /T9109 CHAN 3 MONIT TRANS CNT TO BUF

EXIT
K0200

4524 0024 /T9109 CHAN 3 MONIT TRANS CNT TO BUF

4524 0024
4525 2324
4526 7071
4527 4003
4528 1001
4529 1640
4530 6340

4533	2717	4533	2717
4534	1647	4534	1647
4535	2440	4535	2440
4536	2422	4536	2422
4537	0116	4537	0116
4540	2340	4540	2340
4541	0316	4541	0316
4542	2440	4542	2440
4543	2417	4543	2417
4544	4002	4544	4002
4545	2506	4545	2506
4546	4000	4546	4000
4547	7777	4547	7777
4550	0116	4550	0116
4551	0000	4551	0000
4552	0024	4552	0024
4553	2324	4553	2324
4554	7160	4554	7160
4555	4003	4555	4003
4556	1001	4556	1001
4557	1640	4557	1640
4560	6140	4560	6140
4561	2717	4561	2717
4562	1647	4562	1647
4563	2440	4563	2440
4564	2422	4564	2422
4565	0116	4565	0116
4566	2340	4566	2340
4567	0316	4567	0316
4570	2440	4570	2440
4571	2417	4571	2417
4572	4002	4572	4002
4573	2506	4573	2506
4574	4000	4574	4000
4575	7777	4575	7777
4576	0120	4576	0120
4577	0000	4577	0000
4600	0024	4600	0024
4601	2324	4601	2324
4602	7161	4602	7161
4603	4003	4603	4003
4604	1001	4604	1001
4605	1640	4605	1640
4606	6240	4606	6240
4607	2717	4607	2717
4610	1647	4610	1647
4611	2440	4611	2440
4612	2422	4612	2422
4613	0116	4613	0116
4614	2340	4614	2340
4615	0316	4615	0316
4616	2440	4616	2440
4617	2417	4617	2417

15191M,

/15191 CHAN 2 MONIT TRANS CNT TO BUF

15190M,

/15190 CHAN 1 MONIT TRANS CNT TO BUF

EXIT
K0300
EXITA
4000
2506
4002
2417
2440
0316
2340
0116
2422
2440
1647
2717
6140
1640
1001
4003
7160
2324
0024

4620	4002	4002
4621	2506	2506
4622	4000	4000
4623	7777	EX17A
4624	0120	K0300
4625	0000	EXIT
4626	0024	T5192M, 0024
4627	2324	2324
4630	7162	7162
4631	4003	4003
4632	1001	1001
4633	1640	1640
4634	6340	6340
4635	2717	2717
4636	1647	1647
4637	2440	2440
4640	2422	2422
4641	0116	0116
4642	2340	2340
4643	0316	0316
4644	2440	2440
4645	2417	2417
4646	4002	4002
4647	2506	2506
4650	4000	4000
4651	7777	EX17A
4652	0120	K0300
4653	0000	EXIT
4654	0024	T5193M, 0024
4655	2324	2324
4656	7163	7163
4657	4003	4003
4660	1001	1001
4661	1640	1640
4662	6340	6340
4663	1116	1116
4664	2025	2025
4665	2440	2440
4666	0601	0601
4667	1114	1114
4670	2504	0504
4671	4024	4024
4672	1740	1740
4673	0314	0314
4674	2240	2240
4675	0316	0316
4676	2400	2400
4677	7777	EX17A
4678	0000	EXIT
4702	0024	T5194M, 0024
4703	2324	2324

/T5193 CHAN 3 INPUT FAILED TO CLR CNT

/T5192 CHAN 3 MONIT TRANS CNT TO BUF

/T5194 ECO EM12-00034 IS EITHER NOT WORKING OR NOT INSTALLED

4704	7164	4704
4705	4005	4705
4706	0317	4706
4707	4005	4707
4710	1561	4710
4711	6255	4711
4712	6060	4712
4713	6063	4713
4714	6440	4714
4715	1123	4715
4716	4005	4716
4717	1124	4717
4720	1805	4720
4721	2240	4721
4722	1617	4722
4723	2440	4723
4724	2717	4724
4725	2213	4725
4726	1116	4726
4727	0740	4727
4730	1722	4730
4731	4016	4731
4732	1724	4732
4733	4011	4733
4734	1623	4734
4735	2401	4735
4736	1414	4736
4737	0504	4737
4740	0000	4740
4741	0013	4741
4742	2761	4742
4743	6240	4743
4744	2001	4744
4745	2323	4745
4746	5555	4746
4747	7777	4747
4750	0032	4750
4751	4444	4751

TS195M;

/KW12 PASS==(PASS)

/EXIT B CAUSES A RETURN TO 0177

7164
4005
0317
4005
1561
6255
6060
6063
6440
1123
4005
1124
1805
2240
1617
2440
2717
2213
1116
0740
1722
4016
1724
4011
1623
2401
1414
0504
0000
0013
2761
6240
2001
2323
5555
7777
0032
4444

S

4000	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	4100
4200	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	4300
4400	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	4500
4600	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	4700
5000	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	5100
5200	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	5300
5400	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	5500
5600	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	5700
6000	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	6100
6200	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	6300
6400	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	6500
6600	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	6700
7000	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	7100
7200	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	7300
7400	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	7500
7600	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	11111111	7700



ASC11	5051	K0215	5174
BELLS	5200	K0400	0122
BELL	0021	K0377	0121
ASCRT1	5026	K0300	0120
BK43	1972	K0900	0123
BK47	1775	K0600	0124
BK55	2373	K0700	0125
CLAB	6133	K0777	0126
CLBA	6156	K1000	0127
CLCA	6137	K1026	0130
CLCN	6134	K1777	0131
CLLR	6132	K2000	0132
CLR	0011	K240	0117
CLSA	6135	K3000	0133
CLSK	6131	K0777	0134
CNTR	0025	K0000	0135
CRLF	5154	K4100	0136
DATM	5115	K5100	0137
DATYP	5153	K5292	0140
DN43	0022	K5999	0141
DN47	0023	K0000	0142
DN55	0024	K7774	0143
ERROR	0026	KENA	0072
ERRORS	5020	KPRE	0071
ESF	0004	KPTE	0070
EXIT	0000	LDAI	1220
EXITA	7777	LING	0201
EXITB	4444	LOGA	1440
FD43	1603	LOGB	1472
FD55	2400	LOCC	1342
FD61	2030	LOCD	2751
HERE	5137	LOGE	2753
K0000	0074	LOGF	2774
K0001	0075	LOGG	3036
K0002	0076	LOGH	3040
K0003	0077	LOGI	3002
K0004	0101	LOGJ	4332
K0007	0101	LSTER	0027
K0010	0102	M0001	0144
K0012	0103	M0002	0145
K0014	0104	M0004	0146
K0015	0105	M0010	0147
K0017	0107	M0020	0150
K0020	0107	M0040	0151
K0037	0110	M0042	0152
K0040	0111	M0100	0153
K0060	0112	M0200	0154
K0077	0113	M0400	0155
K0100	0114	M1000	0156
K0177	0115	M1400	0157
K0200	0116	M2000	0160
K0212	0117	M4000	0161
M3400	0162	M3400	0163
M3400	0163	M3400	0163
ERROR	0030	ERROR	0030
ERRORS	5000	ERRORS	5000
OCTYP	5133	OCTYP	5133
OUTPAS	0031	OUTPAS	0031
PASS	0032	PASS	0032
PDP	0002	PDP	0002
PINT	0010	PINT	0010
PNTA	0033	PNTA	0033
PNTB	0034	PNTB	0034
PNTC	0035	PNTC	0035
PNTD	0036	PNTD	0036
PNTE	0037	PNTE	0037
PNTF	0040	PNTF	0040
PNTG	0041	PNTG	0041
PNTH	0042	PNTH	0042
PNTI	0043	PNTI	0043
PNTJ	0044	PNTJ	0044
RANDOM	0045	RANDOM	0045
RANDY	5210	RANDY	5210
REQB	5140	REQB	5140
REQA	0046	REQA	0046
REQC	0047	REQC	0047
REQD	0048	REQD	0048
RETA	0049	RETA	0049
RETT	0051	RETT	0051
RESE7	3754	RESE7	3754
RETURN	0052	RETURN	0052
RNA	5240	RNA	5240
RNB	5241	RNB	5241
RNC	5242	RNC	5242
RND	0053	RND	0053
RNRD	0100	RNRD	0100
SAM1	0101	SAM1	0101
SEND	0054	SEND	0054
SET	0055	SET	0055
SEIN	5252	SEIN	5252
SPACE	0056	SPACE	0056
TSP10	0201	TSP10	0201
TSP10M	5261	TSP10M	5261
TSP11	0217	TSP11	0217
TSP11M	5301	TSP11M	5301
TSP12	0235	TSP12	0235
TSP12M	5317	TSP12M	5317
TSP13	0234	TSP13	0234
TSP13M	5335	TSP13M	5335
TSP14	0274	TSP14	0274
TSP14M	5353	TSP14M	5353
TSP15	0315	TSP15	0315
TSP15M	5371	TSP15M	5371
TSP16	0340	TSP16	0340
TSP16M	5413	TSP16M	5413
TSP17	0402	TSP17	0402
TSP17M	5434	TSP17M	5434
TSP18	0466	TSP18	0466
TSP18M	5455	TSP18M	5455
TSP19	0550	TSP19	0550
TSP19M	5476	TSP19M	5476
TSP20	0566	TSP20	0566
TSP21	5916	TSP21	5916
TSP22	0616	TSP22	0616
TSP21M	5540	TSP21M	5540
TSP22	0643	TSP22	0643
TSP22M	5596	TSP22M	5596
TSP23	0672	TSP23	0672
TSP23M	5676	TSP23M	5676
TSP24	0721	TSP24	0721
TSP24M	5614	TSP24M	5614
TSP25	0753	TSP25	0753
TSP25M	5632	TSP25M	5632
TSP26	1012	TSP26	1012
TSP26M	5653	TSP26M	5653
TSP27	1043	TSP27	1043
TSP27M	5676	TSP27M	5676
TSP28	1077	TSP28	1077
TSP28M	5722	TSP28M	5722
TSP29	1131	TSP29	1131
TSP29M	5747	TSP29M	5747
TSP30	1156	TSP30	1156
TSP30M	5774	TSP30M	5774
TSP31	1205	TSP31	1205
TSP31M	6021	TSP31M	6021
TSP32	1245	TSP32	1245
TSP32M	6056	TSP32M	6056
TSP33	1276	TSP33	1276
TSP33M	6102	TSP33M	6102
TSP34	1312	TSP34	1312
TSP34M	6126	TSP34M	6126
TSP35	1345	TSP35	1345
TSP35M	6192	TSP35M	6192
TSP35N	0097	TSP35N	0097
TSP36	1404	TSP36	1404
TSP36M	6177	TSP36M	6177
TSP37	1432	TSP37	1432
TSP37M	6217	TSP37M	6217
TSP38	1447	TSP38	1447
TSP38M	6240	TSP38M	6240
TSP39	1464	TSP39	1464
TSP39M	6297	TSP39M	6297
TSP40	1502	TSP40	1502
TSP40M	6277	TSP40M	6277
TSP41	1515	TSP41	1515
TSP41M	6320	TSP41M	6320
TSP42	1534	TSP42	1534

TS142M 6340
 TS143 1553
 TS143M 6360
 TS144 1613
 TS144M 6377
 TS145 1653
 TS145M 6416
 TS146 -1714
 TS146M 6435
 TS147 1735
 TS147M 6454
 TS148 2016
 TS148M 6473
 TS149 2097
 TS149M 6512
 TS150 2120
 TS150M 6531
 TS151 2161
 TS151M 6550
 TS152 2222
 TS152M 6567
 TS153 2263
 TS153M 6606
 TS154 2324
 TS154M 6625
 TS155 2365
 TS155M 6644
 TS156 2412
 TS156M 6661
 TS157 2437
 TS157M 6676
 TS158 2471
 TS158M 6713
 TS159 2520
 TS159M 6727
 TS160 2557
 TS160M 6745
 TS164M 7054
 TS165 2741
 TS165M 7072
 TS166 2764
 TS166M 7112
 TS166N 8060
 TS167 3004

TS167M 7133
 TS168 3027
 TS168M 7132
 TS169 3050
 TS169M 7173
 TS170 3075
 TS170M 7212
 TS171 3127
 TS171M 7240
 TS172 3161
 TS172M 7266
 TS173 3213
 TS173M 7314
 TS174 3263
 TS174M 7333
 TS175 3324
 TS175M 7355
 TS176 3362
 TS176M 7376
 TS177 3406
 TS177M 7423
 TS178 3482
 TS178M 7482
 TS179 3483
 TS179M 7497
 TS179N 8063
 TS181 3515
 TS181M 7511
 TS182 3552
 TS182M 7534
 TS183 3607
 TS183M 7533
 TS184 3636
 TS184M 7557
 TS185 3667
 TS185M 7603
 TS186 4403
 TS186M 7634
 TS187 3763
 TS187M 7687
 TS188 4032
 TS188M 7706
 TS189 4064
 TS189M 7724
 TS190 4120
 TS190M 7752
 TS190M 4552
 TS190N 8064
 TS191 4162
 TS191M 4600
 TS192 4215
 TS192M 4626
 TS193 4250

TS193M 4654
 TS194 4270
 TS194M 4702
 TS195 4321
 TS195M 4741
 TYPE 0069
 TYPECH 5100
 TYPCH 5243
 TYPCH 0066
 UP43 0066
 UP55 0067
 UP61 0070

ERRORS DETECTED: 0

LINKS GENERATED: 0

RUN-TIME: 29 SECONDS

3K CORE USED